Patent
Mechanism for conflict detection using SIMD
Mikhail Smelyanskiy,Yen-Kuang Chen,Daehyun Kim,Christopher J. Hughes,Victor W. Lee +4 more
- 21 Dec 2010
32
TL;DR: In this paper, a system and a method are configured to detect conflicts when converting scalar processes to parallel processes ("SIMDifying"), where conflicts may be detected for an unordered single index, an ordered single index and/or ordered pairs of indices.
read more
Abstract: A system and method are configured to detect conflicts when converting scalar processes to parallel processes ("SIMDifying"). Conflicts may be detected for an unordered single index, an ordered single index and/or ordered pairs of indices. Conflicts may be further detected for read-after-write dependencies. Conflict detection is configured to identify operations (i.e., iterations) in a sequence of iterations that may not be done in parallel.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Processor and control method of processor
Toshio Yoshida,Yasunobu Akizuki,Ryuichi Sunayama +2 more
- 30 Jun 2010
TL;DR: A processor includes an exponent generating unit that generates an exponent part of a coefficient represented by a floating point number format based on a first part of received input data, the coefficient being obtained when an exponential function is decomposed into a series operation and the coefficient for the series operation as discussed by the authors.
50
Patent
Vector conflict instructions
Christopher J. Hughes,Mark J. Charney,Yen-Kuang Chen,Corbal Jesus,Andrew T. Forsyth,Milind B. Girkar,Jonathan C. Hall,Hideki Ido,Robert Valentine,Jeffrey G. Wiedemeier +9 more
- 22 Dec 2010
TL;DR: In this paper, a processing core implemented on a semiconductor chip is described having first execution unit logic circuitry that includes first comparison circuitry to compare each element in a first input vector against every element of a second input vector.
44
Patent
Instructions and logic to provide general purpose gf(256) simd cryptographic arithmetic functionality
Shay Gueron
- 26 Jun 2014
TL;DR: In this article, an instruction for a SIMD binary finite field multiplicative inverse to compute an inverse in a binary finite-field modulo an irreducible polynomial for each element of the source data operand is presented.
32
Patent
Building a hash table using vectorized instructions
Rajkumar Sen,Nipun Agarwal +1 more
- 31 Jul 2013
TL;DR: In this article, a technique for performing database operations using vectorized instructions is described, where a number of data elements from the bucket are loaded in a register and a vectorized instruction is executed against the register to determine a position, within the register, that contains the smallest data element.
25
Patent
Methods, apparatus, instructions, and logic to provide permute controls with leading zero count functionality
Christopher J. Hughes,Mikhail Plotnikov,Andrey Naraikin,Robert Valentine +3 more
- 29 Dec 2012
TL;DR: In this paper, a vector-leaving zero-count instruction can be used to generate permute control and completion masks to resolve dependencies in gather-modify-scatter SIMD operations.
22
References
•Book
Computer Architecture: A Quantitative Approach
John L. Hennessy,David A. Patterson +1 more
- 01 Dec 1989
TL;DR: This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important trends facing computer designers today.
12.6K
Patent
Parallel data processing apparatus
Dave Stuttard,Dave Williams,Eamon O'Dea,Gordon Faulds,John Rhoades,Ken Cameron,Phil Atkin,Paul Winser,Russell David,Ray McConnell,Tim Day,Trey Greer +11 more
- 29 Jun 2007
TL;DR: In this paper, a controller consisting of a retrieval unit that retrieves instruction items for each of a plurality of instructions streams, a combining unit that combines the plurality of instruction streams into a serial instruction stream, and a distribution unit that distributes the serial instructions stream to an array of processing elements is defined.
162
Patent
Apparatus and method for independently schedulable functional units with issue lock mechanism in a processor
Ashraf Ahmed,Michael A. Filippo,James K. Pickett +2 more
- 27 Aug 2002
TL;DR: A functional unit of a processor may be configured to operate on instructions as either a single, wide functional unit or as multiple, independent narrower units as mentioned in this paper, and an issue lock mechanism may lock functional unit portions together so that they form a single multiwide functional unit.
98
Patent
Massively parallel computer including auxiliary vector processor
Jon Wade,Daniel R. Cassiday,Robert D. Lordi,Guy L. Steele,Margaret A. St. Pierre,Monica C. Wong-Chan,Zahi S. Abuhamdeh,David C. Douglas,Mahesh N. Ganmukhi,Jeffrey V. Hill,W. Daniel Hillis,Scott J. Smith,Shaw-Wen Yang,Robert C. Zak +13 more
- 06 Aug 1993
TL;DR: In this article, a massively parallel computer includes a plurality of processing nodes and at least one control node interconnected by a network, which faciliates the transfer of data among the processing nodes.
93
Patent
Vector instructions to enable efficient synchronization and parallel reduction operations
Mikhail Smelyanskiy,Sanjeev Kumar,Daehyun Kim,Jatin Chhugani,Changkyu Kim,Christopher J. Hughes,Victor W. Lee,Anthony D. Nguyen,Yen-Kuang Chen +8 more
- 28 Mar 2008
TL;DR: In this paper, a processor may include a vector unit to perform operations on multiple data elements responsive to a single instruction, and a control unit coupled to the vector unit, where the control unit is to enable an atomic vector operation to be performed on at least some of the data elements.
85
Related Papers (5)
Jeffry E. Gonion,Keith E. Diefendorff +1 more
- 11 Jul 2008
Jeffry E. Gonion,Keith E. Diefendorff +1 more
- 11 Jul 2008