Patent
Error control system
Tomoko Kodama,Nakamura Makoto +1 more
- 09 Mar 1988
90
TL;DR: In this paper, the authors proposed a method to perform error correction which allows information transmission requiring real-time processing by providing each of the transmission side and the reception side with a means which adds information for retransmission to each time slot and a retransmissions time limiting means which handles information retransmitted within a certain time out of erroneous information as an information signal.
read more
Abstract: PURPOSE: To perform error correction which allows information transmission requiring real-time processing by providing each of the transmission side and the reception side with a means which adds information for retransmission to each time slot and a retransmission time limiting means which handles information retransmitted within a certain time out of erroneous information as an information signal. CONSTITUTION: In a transmitter 20, packets of plural information signals are collected to constitute each block by a control information adding circuit 2. A block identification number and a check bit for error detection are added to this block by the control information adding circuit 2. Signals led from the adding circuit 2 are temporarily stored in a buffer 3, and a signal having the requested block identification number is outputted to a signal synthesizer 4 when a retransmission request signal is received by a confirmation signal discriminating circuit 7. These signals are erased in the buffer 3 when a certain time elapses after input of signals from the adding circuit 2, and only signals retransmitted within the certain time are handled as information signals. In a receiver 20, it is discriminated by an error detecting circuit 10 whether signals received by a terminal 9 include error or not, and a confirmation signal generator 13 transmits the retransmission request signal to the transmitter 20 through a terminal 14 in accordance with the discrimination result. COPYRIGHT: (C)1989,JPO&Japio
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Finite-state machine embeddings for non-concurrent error detection and identification
Christoforos N. Hadjicostis
- 09 Dec 2003
TL;DR: The proposed approach allows the checker to detect and identify errors due to past state-transition faults based on an analysis of the current, possibly corrupted FSM state and can operate at a slower speed than the rest of the system which relaxes the stringent requirements on its reliability.
5
Patent
Communication terminal apparatus, base station, and method of radio communication
Guizeng Shi,Osamu Kato,Mitsuru Uesugi +2 more
- 23 Mar 2000
TL;DR: In this paper, a base station apparatus generates information indicating a position of an error within the unit of transmission while comparing a unit of transmissions returned from the communication terminal apparatus with a corresponding unit of transmitters stored in a buffer prior to transmission of the unit.
5
A Unifying System-Theoretic Framework for Errors-and-Erasures Reed-Solomon Decoding
TL;DR: In this article, a unified approach for error-and-erasure decoding of RS codes is presented, which makes use of behavioral systems theory and shows how different classes of existing algorithms (e.g., syndrome based or interpolation based, non-iterative, erasure adding or erasure deleting) fit into this framework.
5
Hardware-efficient encryption encoder and decoder unit
Oluwayomi Adamo,Shengli Fu,Murali Varanasi +2 more
- 01 Nov 2008
TL;DR: This paper presents a joint hardware-efficient design for both encryption and channel coding that is optimized for low-resource requirements and uses the Viterbi decoder, which has been known to be suited for convolutional codes.
5
Patent
Error correcting code and error correcting circuit using the same
Daniel P. Lubarsky
- 28 Jun 1988
TL;DR: In this paper, an improved error correcting circuit that is adapted for correcting errors in data to be transmitted over communication links which require a minimum density of 1's to preserve timing on the transmission link is described.
5
References
Patent
Industrial control system with interconnected remotely located computer control units
Michael E. Cope
- 24 Jan 1980
TL;DR: In this paper, a control system for controlling an industrial process includes a plurality of remotely located process control units (remotes) each coupled to an associated input/output device(s) and adapted to communicate with one another through a dual channel communications link.
104
Patent
Method and system for retransmitting incorrectly received numbered frames in a data transmission system
Robert Anderson Donnan
- 10 Aug 1981
TL;DR: In this paper, the retransmission of incorrectly received frames in a transmission system in which information is transmitted in the form of sequentially numbered frames is discussed, and a method and a system for retransmitting of incorrect received frames is proposed.
94
Patent
Request repeat method for data communication
Chusei Takahashi,Hiroshi Etoh +1 more
- 28 Aug 1986
TL;DR: In this article, the authors propose a request repeat system for data communication in which the receiving station transmits a signal indicating the result of reception of data transmitted from the transmitting station.
33
Patent
Feedback error control system
Stephen B. Weinstein
- 05 May 1970
TL;DR: In this article, the receiving terminal transmits a feedback word to the transmitting terminal indicating that errors have been detected in the block in question, and then decides if a retransmission is required; if so, it substitutes for the parity sections of subsequently transmitted blocks.
22
Related Papers (5)
Christoforos N. Hadjicostis,George C. Verghese +1 more
- 01 Jan 1999
Paul E. Beckmann,Bruce R. Musicus +1 more
- 01 Jan 1992