Patent
Transferring packets from a primary buffer of an ingress port to an associated secondary buffer if the secondary buffer satisfies a predetermined criterion.
Finbar Naven,Stephen John Marshall +1 more
- 15 Jul 2008
2
TL;DR: In this paper, the authors proposed a switching device consisting of a primary buffer (queue) and a secondary buffer associated with the primary buffer to store data packets received via at least one of the ingress ports and to forward received data packets to respective ones of the egress ports.
read more
Abstract: A switching device comprising at least one ingress port and at least one egress port. The switching device is arranged to receive data packets through said at least one ingress port and to forward received data packets to respective ones of said at least one egress port. The switching device further comprises a primary buffer (queue) arranged to store data packets received via at least one of said at least one ingress ports and a secondary buffer (queue) associated with the primary buffer. The switching device is adapted to select a data packet from said primary buffer and if but only if said secondary buffer satisfies a least one first predetermined criterion, transfer said selected data packet to said secondary buffer. By moving data packets from the primary buffer to the secondary buffer, the switching device may have a greater number of data packets from which to select. This is beneficial from the point of view of mitigating head of line blocking issues i.e. avoiding congestion. Aspects of the invention include the predetermined criterion being that the secondary buffer is empty, or wherein the secondary buffer contains data packets to be forwarded to a particular egress port (when the switching device has determined an egress port to which a selected data packet is to be forwarded). Further aspects of the invention include a congestion buffer associated with the primary buffer.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Systems and methods for handling NIC congestion via NIC aware application
Ashok Kumar Jagadeeswaran,Saravana Annamalaisami,Ramanjaneyulu Y. Talla,Jyotheesh Rao Kurma,Mohit Saxena +4 more
- 22 Mar 2012
TL;DR: In this paper, the authors present a solution for handling network interface card (NIC) congestion by a NIC aware application, which can include a device having a plurality of network interface cards, a transmission queue corresponding to a NIC of the plurality of NICs; and an overflow queue for storing packets for the NIC when congested.
28
Patent
Method and apparatus for eliminating switching head-of-line blocking of message
Ji Juan,Xu Fengming,Zhao Peipei,Qian Qingming +3 more
- 29 Sep 2017
TL;DR: In this paper, the authors proposed a method for eliminating the switching head-of-line blocking of a message by establishing at least one second VIQ (Virtual Input Queue) chain table according to node information of a first VIQ chain table and destination port information.
1
References
Patent
Quality of service management for packet switched networks
Colin Harrison,Edith H. Stern,Barry E. Willner +2 more
- 25 Nov 1997
TL;DR: In this article, a QoS management system for a data packet transmission network, where routers offer priority services of the type required for isochronous handling of data representing real-time voice, includes a Quality of Service (QoS) management system to ensure that guarantees associated with such priority service can be met with a high degree of certainty.
245
Patent
Low latency switch architecture for high-performance packet-switched networks
Warren Rosen,Satyen Sukhtankar,Ralph N. Lachenmaier +2 more
- 12 Jan 2005
TL;DR: A low latency switch architecture for high performance packet-switched networks is proposed in this paper, which is a combination of input buffers capable of avoiding head-of-line blocking and an internal switch interconnect capable of allowing different input ports to access a single output simultaneously.
68
Patent
Low latency request dispatcher
Devereaux C. Chen,Jeffrey R. Zimmer +1 more
- 09 Sep 2010
TL;DR: In this article, the authors propose a first-in-first-out (FIFO) queue optimized to reduce latency in dequeuing data items from the FIFO.
28
Patent
Method and apparatus for data flow analysis
Williams.S Coates,Mark R. Greenstreet +1 more
- 13 Mar 2002
TL;DR: In this article, the authors proposed a method and apparatus for data flow control, which detects input congestion and output starvation in a plurality of sub-buffers of a ripple FIFO buffer.
18
Patent
Switching method for multistage interconnection networks with hot spot traffic
Daniel M. Dias,Manoj Kumar +1 more
- 15 Jul 1988
TL;DR: In this paper, the acceptance test depends not only on the availability of a buffer at the input buffer at a stage of the network, but also on how the address bits of the packet are related to other packets in the buffer, and on the stage of network.
14
Related Papers (5)
William B. Sebastian
- 17 Oct 2008
Kentaro Hayashi,Tatsuya Masaki,Hiroyuki Sakamoto,Yoshikatsu Uetake +3 more
- 17 Apr 1990