Remarks on Hardware Implementation of Image Processing Algorithms
TL;DR: The paper discusses particular features of the pipelined architecture and presents selected techniques of implementing early image processing procedures in hardware, which can realize many simple, still time-consuming operations in a parallel or a pipelining manner.
read more
Abstract: Image processing in industrial vision systems requires both real-time speed and robustness. Modern computers, which fulfill the first demand, are sensitive to hard industrial environment conditions and require considerable amounts of energy. Programmable logic chips are available, which can realize many simple, still time-consuming operations in a parallel or a pipelined manner. The paper discusses particular features of the pipelined architecture and presents selected techniques of implementing early image processing procedures in hardware.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Hand Gesture Recognition for Contactless Device Control in Operating Rooms
Ebrahim Nasr-Esfahani,Nader Karimi,S. M. Reza Soroushmehr,M. Hossein Jafari,M. Amin Khorsandi,Shadrokh Samavi,Kayvan Najarian +6 more
TL;DR: A system of hand gesture recognition based on a deep learning approach that results in higher accuracy while having less complexity in comparison with the existing comparable methods.
•Proceedings Article
Real-time Component Labelling with Centre of Gravity Calculation on FPGA
Abdul Waheed Malik,Benny Thörnberg,Xin Cheng,Najeem Lawal +3 more
- 23 Jan 2011
TL;DR: A hardware unit for real time component labelling with Centre of Gravity (COG) calculation with main targeted application area is light spots used as references for robotic guidance systems.
Reconfigurable Hardware for Median Filtering for Image Processing Applications
Tripti Jain,P. P. Bansod,C.B. Singh Kushwah,Mayenk Mewara +3 more
- 19 Nov 2010
TL;DR: A hardware implementation of a median filter with programmable window sizes ranging from 3x3 to 7x7, designed, simulated and synthesized on the Xilinx family of FPGAs and evaluated for variety of images.
19
Hierarchical residue number systems with small moduli and simple converters
TL;DR: A new class of Hierarchical Residue Number Systems is proposed, where the numbers are represented as a set of residues modulo factors of 2k ± 1 and modulo 2k, which allows using many small moduli in arithmetic channels without large conversion overhead.
Energy Efficient and High Speed Error Control Scheme for Real Time Wireless Sensor Networks
TL;DR: The theoretical results backed by simulation tests confirm that the solution put forward in this paper outperforms popular error control methods for WSNs in terms of error controllability, energy efficiency, and reduction of end-to-end delay.
References
Aircraft Identification by Moment Invariants
TL;DR: An experimental system is described in which certain features called moment invariants are extracted from binary television images and are used for automatic classification of aircraft types from optical images, exhibiting a significantly lower error rate than human observers.