Patent
Memory device readout using multiple sense times
Avraham Poza Meir,Barak Baum,Naftali Sommer +2 more
- 20 Aug 2012
17
TL;DR: In this paper, a method for data storage includes storing data in a group of analog memory cells by writing respective storage values into the memory cells in the group and reconstructing the data stored in the groups of memory cells based on readout results of the first and second readout operations.
read more
Abstract: A method for data storage includes storing data in a group of analog memory cells by writing respective storage values into the memory cells in the group. One or more of the memory cells in the group are read using a first readout operation that senses the memory cells with a first sense time. At least one of the memory cells in the group is read using a second readout operation that senses the memory cells with a second sense time, longer than the first sense time. The data stored in the group of memory cells is reconstructed based on readout results of the first and second readout operations.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Asymmetric log-likelihood ratio for flash channel
Xinde Hu
- 04 Oct 2011
TL;DR: In this article, a system and method for reading flash memory cells with dynamically adjusted probability values (e.g., log-likelihood ratios) is presented, in which one or more predetermined first probability values are adjusted relative to a set of predetermined second probability values.
26
Patent
Smart skip verify mode for programming a memory device
Tseng Huai-Yuan,Deepanshu Dutta,Tai-Yuan Tseng,Grishma Shah,Masuduzzaman Muhammad +4 more
- 30 Oct 2015
TL;DR: In this article, a count is made in a program-verify iteration of memory cells which pass a verify test of a state N. The count is used to determine a subsequent program-Verify iteration in which to perform a higher state as a function of an amount by which the count exceeds a threshold count.
14
Patent
Memory chip, memory device, and reading method
Hiroyuki Nagashima
- 03 Mar 2014
TL;DR: In this paper, a memory chip includes a memory cell array having a plurality of memory cells connected to word lines and bit lines, and a sense amplifier configured to detect data stored in a memory array that is connected to a selected one of the word lines.
14
Patent
Method and system to obtain state confidence data using multistrobe read of a non-volatile memory
Matthew Goldman,Krishna K. Parat,Pranav Kalavade,Nathan R. Franklin,Mark A. Helm +4 more
- 29 Mar 2012
TL;DR: In this paper, a multistrobe read module is proposed to schedule a new sense operation to succeed a prior sense operation of the multiplicity of sense operations without recharge of the wordline when a value of one or more read condition is within a preset range.
13
Patent
State responsive operations relating to flash memory cells
Avi Steiner,Hanan Weingarten,Igal Maly,Avigdor Segal +3 more
- 09 Feb 2012
TL;DR: In this article, a non-transitory computer readable medium, a flash controller and a method for state responsive encoding and programming is presented. But, the method may include encoding an information entity by applying a state-responsive encoding process to provide at least one codeword.
10
References
Introduction to flash memory
Roberto Bez,E. Camerlenghi,Alberto Modelli,Angelo Visconti +3 more
- 21 May 2003
TL;DR: The main reliability issues, such as charge retention and endurance, are discussed, together with an understanding of the basic physical mechanisms responsible and an insight into the multilevel approach, where two bits are stored in the same cell, is presented.
1K
Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding
Jangwoo Kim,Nikos Hardavellas,Ken Mai,Babak Falsafi,James C. Hoe +4 more
- 01 Dec 2007
TL;DR: Two-dimensional (2D) error coding in embedded memories is proposed, a scalable multi-bit error protection technique to improve memory reliability and yield and it is shown that 2D error coding can correct clustered errors up to 32times32 bits with significantly smaller performance, area, and power overheads than conventional techniques.
Patent
Power failure responsive apparatus and method having a shadow dram, a flash ROM, an auxiliary battery, and a controller
William A. Brant,Michael E. Nielson,Edde Tin-Shek Tang +2 more
- 28 Sep 1995
TL;DR: In this article, a flash RAM and a small auxiliary power source are employed by a controller independent of the system to transfer the DRAM contents to the Flash RAM immediately upon loss of primary system power.
332
Patent
Adaptive Estimation of Memory Cell Read Thresholds
Naftali Sommer,Ofir Shalvi,Uri Perlmutter,Oren Golov,Eyal Gurgi,Micha Anholt,Dotan Sokolov +6 more
- 11 Mar 2008
TL;DR: In this article, a method for operating a memory that includes a plurality of analog memory cells was proposed, where first storage values were written to the cells and second storage values are read from the cells, and a Cumulative Distribution Function (CDF) of the second storage value is estimated.
324
Patent
Cyclic flash memory wear leveling
Sergey Anatolievich Gorobets,Alan David Bennett,Peter John Smith,Alan Welsh Sinclair,Kevin M. Conley,Philip David Royall +5 more
- 15 Nov 2004
TL;DR: In this paper, a re-programmable nonvolatile memory system, such as a flash EEPROM system, having its memory cells grouped into blocks of cells that are simultaneously erasable is operated in a manner to level out the wear of the individual blocks through repetitive erasing and reprogramming.
303
Related Papers (5)
Avraham Poza Meir,Naftali Sommer,Eyal Gurgi +2 more
- 20 Aug 2012
Yasuhiko Taito,Naoki Otani,Kayoko Omoto,Kenji Koda +3 more
- 21 Jun 2007