Patent
Directory-based coherence protocol allowing efficient dropping of clean-exclusive data
James Laudon
- 05 May 1995
69
TL;DR: In this paper, the authors propose a method to detect dropping of clean-exclusive data in a multiprocessor system having a plurality of requestors, a memory and memory directory controller employing directory-based coherence.
read more
Abstract: A multiprocessor system having a plurality of requestors, a memory and memory directory controller employing directory-based coherence. The system implements a method to detect dropping of clean-exclusive data. Only one intervention message is permitted to target an exclusive object held by a first requestor, wherein the intervention message is caused by a second requestor. The system detects whether the first requestor has an outstanding writeback for the object targeted by the intervention message, as well as whether the first requestor has a clean-exclusive, dirty-exclusive or invalid copy of the object targeted by the intervention message. A clean-exclusive copy of the object has been dropped when no outstanding writeback is detected and the first requestor has the object in the invalid state.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
System and method for reducing memory latency during read requests
Jeffrey S. Kuskin,William A. Huffman +1 more
- 20 Jul 2001
TL;DR: In this article, a processor interface (24) initiates a local search for the requested data and forwards the read request to a memory directory (24 ) for processing, and if the data was not available locally, the processor interface provides the read response to the processor (500 ).
43
Patent
Non-uniform memory access (NUMA) data processing system having remote memory cache incorporated within system memory
Ravi Kumar Arimilli,John Steven Dodson,James Stephen Fields +2 more
- 21 Jun 2001
TL;DR: In this article, a non-uniform memory access (NUMA) computer system and associated method of operation are described, where the NUMA computer system includes at least a remote node and a home node coupled to an interconnect.
41
Patent
Memory directory management in a multi-node computer system
Ravi Kumar Arimilli,John Steven Dodson,James Stephen Fields +2 more
- 21 Jun 2001
TL;DR: In this paper, the memory controller includes demand invalidation circuitry that, responsive to a data request for a requested data granule in the home system memory, reads an associated entry in the memory directory and issues an invalidating command to at least one remote node holding a cache line corresponding to the requested granule.
39
Patent
Method and apparatus for managing transaction requests in a multi-node architecture
Manoj Khare,Akhilesh Kumar,Ioannis T. Schoinas,Lily Pao Looi +3 more
- 27 Jun 2001
TL;DR: In this article, the authors present methods and apparatus for managing transaction requests in a multi-node architecture in which a previously received ordered group request may be forwarded to a destination agent.
38
Patent
Hybrid memory access protocol in a distributed shared memory computer system
Erik Hagersten,Mark Donald Hill +1 more
- 25 Jun 1997
TL;DR: In this article, the first node of the first plurality of nodes is serviced by a memory access request by a first node in a computer network, where the home node has a partial directory cache that has fewer directory cache entries than a total number of memory blocks in the memory module.
38
References
The Stanford Dash multiprocessor
Daniel E. Lenoski,James Laudon,Kourosh Gharachorloo,Wolf-Dietrich Weber,Abhinav Gupta,John L. Hennessy,Mark Horowitz,Monica S. Lam +7 more
TL;DR: The directory architecture for shared memory (Dash) as discussed by the authors allows shared data to be cached, significantly reducing the latency of memory accesses and yielding higher processor utilization and higher overall performance, and a distributed directory-based protocol that provides cache coherence without compromising scalability.
1K
Data Coherence Problem in a Multicache System
Yen,King-Sun Fu +1 more
TL;DR: A state model is presented which clarifies various coherence mechanisms as well as introduces a new state to enable the multicache system to more efficiently handle the processor writes.
96
A highly scalable system utilizing up to 128 PA-RISC processors
T. Brewer
- 05 Mar 1995
TL;DR: A highly scalable system implementing Convex's Exemplar Architecture that allows up to 128 Hewlett-Packard processors to efficiently cooperate together to substantially decrease the time-to-solution for large applications.
20
The directory-based cache coherence protocol for the DASH multiprocessor
Daniel E. Lenoski,James Laudon,Kourosh Gharachorloo,Anoop Gupta,John L. Hennessy +4 more
- 01 May 1990
TL;DR: The design of the DASH coherence protocol is presented and how it addresses the issues of correctness, performance and protocol complexity are discussed and compared to the IEEE Scalable Coherent Interface protocol.
LimitLESS directories: A scalable cache coherence scheme
David Chaiken,John Kubiatowicz,Anant Agarwal +2 more
- 01 Apr 1991
TL;DR: The LimitLESS scheme uses a combination of hardware and software techniques to realize the performance of a full-map directory with the memory overhead of a limited directory, supported by Alewife, a large-scale multiprocessor.