Patent
Data transfer device, image processing device, and imaging device
Tsuchida Ryusuke,Ueno Akira +1 more
- 21 Feb 2019
TL;DR: In this article, a direct memory access (DMA) buffer section is configured to store data in a plurality of storage regions in units of DMA transfers, a buffer control section configured to output a first writing permission signal for permitting the DMA transfer on the basis of presence or absence of a free storage region, a smoothing buffer control Section 1.
read more
Abstract: A direct memory access (DMA) buffer section configured to store data in a plurality of storage regions in units of DMA transfers, a buffer control section configured to output a first writing permission signal for permitting the DMA transfer on the basis of presence or absence of a free storage region, a smoothing buffer control section configured to output a second writing permission signal for permitting the DMA transfer within a predetermined period, a buffer writing control section configured to execute the DMA transfer according to the first writing permission signal and the DMA transfer according to the second writing permission signal and stored the data to the free storage region, and a buffer reading control section configured to sequentially read the data for each storage region, wherein a predetermined amount of data sequentially acquired by a plurality of DMA transfers is output as a transfer unit.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
References
Patent
Very low power microcontroller system
Scott Hanson,Daniel Martin Cermak,Eric Jonathan Deal,Stephen James Sheafor,Donovan Scott Popps,Mark A. Baur +5 more
- 11 Jun 2018
TL;DR: In this paper, a power control system uses power gates to power control at least the memory blocks and a voltage regulator system is used to supply voltage to separate power domains, with the voltage regulator systems controlled at least in part by power gates operated by the power control systems.
11
Patent
Policy-based direct memory access control
Todd L. Carpenter,William J. Westerinen +1 more
- 09 Mar 2007
TL;DR: In this article, a computer that operates in a metered mode for normal use and a restricted mode uses an input/output memory management unit (I/O MMU) in conjunction with a security policy to determine which peripheral devices are allowed direct memory access during the restricted mode of operation.
10
Patent
Bus request control circuit
Keisuke Nakazono,Akira Ueno +1 more
- 01 Jul 2005
TL;DR: In this paper, a bus request control circuit provided in a signal processing circuit having a higher priority in an arbitration circuit includes a request signal transmitting section which transmits request signal to request a bus right to the arbitration circuit.
9
Patent
Ethernet traffic management apparatus
Andrew David Alsup,Taylor Wray,Kurth H. Coonrod +2 more
- 15 Mar 2013
TL;DR: In this article, an improved Ethernet traffic management device is provided comprising a first deterministic multi-threaded micro-controller controlling traffic through the first port, a second deterministic multithreaded microcontroller controlling through the second port, and a third deterministic multitier micro-processor controlling through a third port, which cooperatively operate to selectively communicate data packets between each of the first, second and third ports.
7
Patent
Bus control system
Motobayashi Toshihiko
- 25 May 1987
TL;DR: In this paper, the identification number of a bus master is used to indicate the right of using a bus access to a data bus by synchronizing with an inactive edge of an acknowledge signal.
6