Patent
Configurable logic array.
Gareth James Jones,Gordon Stirling Work +1 more
- 01 Jun 1994
57
TL;DR: In this article, a configurable semi-conductor integrated circuit comprising a matrix array of core cells (cc), each of the cells having a first simple function in common and at least one subsidiary function, there being at least two different subsidiary functions, the core cells being grouped in tiles, wherein each tile has at least fours cells to a tile and the preferred subsidiary function are wired-OR, XOR, D-type flip flop and latch function.
read more
Abstract: A configurable semi-conductor integrated circuit comprising an area thereof formed with a plurality of logic circuits at discrete sites or cells (cc) respectively defining a matrix array of cells. The matrix array of cells is subdivided at least into zones (each comprising a matrix array of cells) and further comprising a porting arrangement for each zone and a hierarchical routing resource structure comprising:- (i) global connection parts (G, X) having selectable connections with the porting arrangement of each zone, (ii) medium connection parts (M) extending from the porting arrangement and selectably connectable with at least some of the cells in a zone, and (iii) local direct connection paths comprising a restricted signal translation system. The application also describes a configurable semi-conductor integrated circuit comprising a matrix array of core cells (cc), each of the cells having a first simple function in common and at least one subsidiary function, there being at least two different subsidiary functions, the core cells being grouped in tiles comprising a matrix array of the core cells smaller than the whole array and wherein each tile has at least one of each different subsidiary functions and wherein the tiles of core cells are arranged so as to uniformly cover the array. Preferably there are fours cells to a tile and the preferred subsidiary function are:- wired-OR, XOR, D-type flip flop and latch function. The above features are preferably combined to produce a particularly advantageous construction of configurable semi-conductor integrated circuit.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Input/output circuitry for programmable logic devices
Christopher F. Lane,Srinivas T. Reddy,Andy L. Lee,David Jefferson +3 more
- 29 May 1998
TL;DR: A programmable logic device has a plurality of conductors extending around its periphery for use in providing at least some of the signals needed for control of input/output ("I/O") pins which are also disposed around the periphery of the device as discussed by the authors.
10
Patent
Programmable gate array, switch box and logic unit for such an array
Zied Marrakchi,Hayder Mrabet,Habib Mehrez +2 more
- 15 Sep 2008
TL;DR: In this paper, a switch box, logic units and programmable gate arrays are arranged in such a way that a single path can be defined between two points of the array, with the inputs and outputs being connected to a downstream connection tree structure from the inputs toward the outputs.
10
Patent
Routing in programmable logic devices using shared distributed programmable logic connectors
Bruce B. Pedersen
- 23 Sep 1996
TL;DR: In this paper, the output signals of the logic regions in a programmable logic integrated circuit device are programmably connectable to output bus conductors, and each such output signal can be applied to any of several of these conductors.
9
Patent
Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric
Benjamin S. Ting,Peter M. Pani +1 more
- 20 Jan 2006
TL;DR: In this paper, an efficient layout scheme to implement switching networks of an interconnection fabric in an integrated circuit to connect two sets of conductors through rows of switches with prescribed number of tracks over the switching area is described.
5
Patent
Programmable logic device with enhanced multiplexing capabilities in interconnect resources
Andy L. Lee,Richard G. Cliff,David Jefferson,Cameron McClintock,Kurosu R. Altaf +4 more
- 29 May 1998
TL;DR: In this paper, a programmable logic integrated circuit (PLCI) device is provided with enhanced capability for dynamically multiplexing signals on the device, which can be programmable selected to be either constant or variable signals.
3
References
Patent
Programmable logic cell and array
Frederick C. Furtek
- 28 Aug 1992
TL;DR: An improved programmable logic cell (1) as discussed by the authors is a two-dimensional array of direct connections between a cell and its four nearest neighbors, one to its left (or to the West) (3a, 3b, 7a, 7b, 8a, 8b) and another to its right (or, to the East) (5a, 5b, 9a, 9b, 10b, 11a, 12b), one above (or below) (2a, 2b, 6a, 6b), and one below (
392
Patent
Field programmable gate array
William H. C. Ebeling,Gaetano Borriello +1 more
- 07 Jan 1992
TL;DR: In this paper, a field programmable gate array (FPGA) consisting of routing and logic blocks (RLBs) and segmented routing channels is described, where each RLB is configurable to perform both logic functions and routing functions.
368
Patent
Configurable cellular array.
Thomas A. Kean
- 17 Mar 1990
TL;DR: In this article, a configurable cellular array is provided having a 2-dimensional array of cells in which each cell in the array has at least one input and output connection at least 1 bit wide to its neighbours.
190
Patent
Semi-conductor integrated circuits/systems
Austin Kenneth
- 10 Sep 1986
TL;DR: In this article, the authors describe configurable input/output arrangements for data processing systems using reversible transistor provisions, which can be reversible via field effect transistors or bipolar transistors and can be at or near normal logic signal levels and speeds.
142
Patent
Configurable interconnect structure
Om P. Agrawal,Michael J. Wright +1 more
- 04 Jun 1991
TL;DR: A programmable gate array with an improved interconnect structure facilitates multi-source networks, communication of signals long distances across the array, and creation of networks in a symmetrical interconnect as discussed by the authors.
90