Matthew M. Bace
Intel
18 Papers
309 Citations
Matthew M. Bace is an academic researcher from Intel. The author has contributed to research in topics: Power management & Adaptive filter. The author has an hindex of 10, co-authored 18 publications. Previous affiliations of Matthew M. Bace include PictureTel Corp. & Massachusetts Institute of Technology.
Chat about Author
Papers
Patent
Method and apparatus for visual communications in a scalable network environment
Xiancheng Yuan,Matthew M. Bace +1 more
- 03 Nov 1994
TL;DR: In this paper, a method and apparatus for providing a flexible and scalable videoconferencing system for use in connection with a network provides for scalably encoding an image sequence for transmission onto the network.
118
Patent
Dynamically modifying a power/performance tradeoff based on a processor utilization
Krishnakanth V. Sistla,Mark Rowland,Ankush Varma,Ian M. Steiner,Matthew M. Bace,Borkowski Daniel,Vivek Garg,Chelsea Akturan,Avinash N. Ananthakrishnan +8 more
- 24 May 2016
TL;DR: In this article, a multicore processor has a power controller with logic to dynamically switch a power management policy from a power biased policy to a performance biased policy when a utilization of the processor exceeds a threshold level.
27
Patent
Adaptive algorithm for thermal throttling of multi-core processors with non-homogeneous performance states
James S. Ignowski,Matthew M. Bace,Eric J. DeHaemer,Chris Poirier +3 more
- 25 Jul 2014
TL;DR: In this paper, a power control unit (PCU) is coupled with a thermal control logic to preemptively throttle a first core by a first throttle amount when a temperature of a second core exceeds at least one thermal threshold.
19
Patent
User Level Control Of Power Management Policies
Krishnakanth V. Sistla,Jeremy J. Shrall,Stephen H. Gunther,Efraim Rotem,Alon Naveh,Eliezer Weissmann,Anil Aggarwal,Martin T. Rowland,Ankush Varma,Ian M. Steiner,Matthew M. Bace,Avinash N. Ananthakrishnan,Jason W. Brandt +12 more
- 16 Sep 2015
TL;DR: In this article, a processor has a core and a power controller to control power management features of the processor, and the power controller can receive an energy performance bias (EPB) value from the core and access a power-performance tuning table based on the value.
18