Journal Article10.1109/isqed.2007.165
Variation
D. Boning,Karthik Balakrishnan,Hong Cai,Nigel Drego,Ali Farahanchi,Karen Gettings,Daihyun Lim,Ajay Somani,Hayden Taylor,Daniel Truque,Xiaolin Xie +10 more
pp 15-20
TL;DR: Variation affects integrated circuit design, manufacture, and operation. Statistical metrology, process control, and design for manufacturability aim to characterize, model, and reduce variation. Tools and techniques are needed in these areas.
read more
Abstract: Variation afflicts the design, manufacture, and operation of integrated circuits. Statistical metrology seeks to characterize and model variations and their sources, particularly through new variation test circuits. Advanced process control attempts to reduce process variation through sensing and control during fabrication. Design for manufacturability seeks methods to improve performance and yield given process and environmental variation, through robust design, increased regularity, and other approaches. Tools and techniques are needed in all of these areas; improvements in and increased linkage between statistical metrology and DFM will be particularly important and empowering
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
References
Analysis and decomposition of spatial variation in integrated circuit processes and devices
TL;DR: In this article, a collection of methods to identify and model spatial variation for future use in process control to reduce systematic variation, and in process/device design to produce more robust circuits.
271
Design methodology for IC manufacturability based on regular logic-bricks
Veerbhan Kheterpal,Vyacheslav Rovner,Thiago Hersan,D. Motiani,Y. Takegawa,Andrzej Strojwas,Larry Pileggi +6 more
- 13 Jun 2005
TL;DR: A full-mask-set design methodology is proposed which provides the same physical design coherence as a configurable array, but with area and other design benefits comparable to standard cell ASICs.
•Proceedings Article
Design for Variability in DSM Technologies
Sani R. Nassif
- 20 Mar 2000
TL;DR: In this article, the authors examine the sources and historical trends in device and wire variability, distinguishing between inter-die and intra-die variations, and propose techniques for design for variability (DOV) in the presence of both types of variations.
224
The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes
B.E. Stine,Duane S. Boning,J.E. Chung,L. Camilletti,F. Kruppa,E.R. Equi,William Loh,Sharad Prasad,M. Muthukrishnan,D. Towery,M. Berman,A. Kapoor +11 more
TL;DR: In this article, the authors present a generalizable methodology for selecting an optimal metal-fill patterning practice with the goal of satisfying a given dielectric thickness variation specification while minimizing the added interconnect capacitance associated with metal fill patterning.
212
Regular logic fabrics for a via patterned gate array (VPGA)
K. Y. Tong,Veerbhan Kheterpal,Vyacheslav Rovner,Larry Pileggi,Herman Schmit +4 more
- 03 Dec 2003
TL;DR: This paper describes the design of lookup tables (LUTs) similar to those used in FPGAs, but restructured for via-patternability and performance, and compares several logic block designs based on the heterogeneous regular logic fabrics with those constructed using standard cells.
209