Proceedings Article10.1109/ISPASS.2011.5762741
Universal rules guided design parameter selection for soft error resilient processors
Lide Duan,Ying Zhang,Bin Li,Lu Peng +3 more
- 10 Apr 2011
- pp 247-256
TL;DR: This paper proposes to use a rule search strategy, i.e. Patient Rule Induction Method (PRIM), to optimize processor soft error robustness and proposes a generic approach capable of generating a set of “universal” rules that achieves the optimization of the output variable for different programs in execution.
read more
Abstract: High-performance processors suffer from soft error vulnerability due to the increasing on-chip transistor density, shrinking processor feature size, lower threshold voltage, etc. In this paper, we propose to use a rule search strategy, i.e. Patient Rule Induction Method (PRIM), to optimize processor soft error robustness. By exploring a huge microarchitectural design space on the Architectural Vulnerability Factor (AVF), we are capable of generating a set of selective rules on key design parameters. Applying these rules at early design stage effectively identifies the configurations that are inherently reliable to soft errors. Furthermore, we propose a generic approach capable of generating a set of “universal” rules that achieves the optimization of the output variable for different programs in execution. The effectiveness of the universal rule set is validated on programs that are not used in training. This cross-program capability is very useful in the era of multi-threading. Finally, the proposed scheme is extended to multiprocessors where multiple design metrics including reliability, performance and power are balanced. Our proposed methodology is able to generate quantitative and universal solutions for both uniprocessors and multiprocessors.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Predicting Architectural Vulnerability on Multithreaded Processors under Resource Contention and Sharing
Lide Duan,Lu Peng,Bin Li +2 more
TL;DR: A scalable two-level predictive mechanism capable of predicting a program's AVF on a SMT/CMP architecture from easily measured metrics is proposed and can be used to find soft error resilient thread-to-core scheduling for multithreaded processors.
13
ATT: A Fault-Tolerant ReRAM Accelerator for Attention-based Neural Networks
Haoqiang Guo,Lu Peng,Jian Zhang,Qing Chen,Travis LeCompte +4 more
- 01 Oct 2020
TL;DR: NuXG as discussed by the authors proposes a non-uniform redundancy strategy to meet accuracy requirements and save energy consumption by decreasing the redundancy ratio, which can achieve more than two times improved performance over existing redundancy schemes.
11
Comprehensive and Efficient Design Parameter Selection for Soft Error Resilient Processors via Universal Rules
TL;DR: This paper proposes two effective approaches to characterize processor reliability against soft errors at presilicon stage by utilizing a rule search strategy named Patient Rule Induction Method (PRIM), capable of generating a set of selective rules on key design parameters.
Comprehensive and Efficient Design Parameter Selection for Soft Error Resilient Processors via Universal Rules Lide Duan, Ying Zhang, Bin Li, and Lu Peng, Member, IEEE Computer Society
TL;DR: In this article, a rule search strategy named Patient Rule Induction Method (PRIM) is used to generate a set of selective rules on key design parameters, which quantify the design space subregion with the lowest effective soft error rate (SER), thus providing useful guidelines in designing reliable processors.
6
Robust Cache-Aware Quantum Processor Layout
Travis LeCompte,Fang Qi,Lu Peng +2 more
- 01 Sep 2020
TL;DR: This work modify the Qiskit quantum simulation library to work with caches and investigate the effects of region size and topology on the swap characteristics of algorithm execution, and presents mix scale-out simulations to examine the impact of cache on future large-scale machines.
6
References
•Book
An introduction to the bootstrap
Bradley Efron,Robert Tibshirani +1 more
- 01 Jan 1993
TL;DR: This article presents bootstrap methods for estimation, using simple arguments, with Minitab macros for implementing these methods, as well as some examples of how these methods could be used for estimation purposes.
An Introduction to the Bootstrap.
Bradley Efron,Robert Tibshirani +1 more
TL;DR: In this article, the authors present a geometric representation for the Bootstrap and the Jackknife, as well as an overview of nonparametric and Parametric Inference methods for estimating the error in Bootstrap estimates.
15.3K
The SPLASH-2 programs: characterization and methodological considerations
Steven Cameron Woo,Moriyoshi Ohara,Evan Torrie,Jaswinder Pal Singh,Anoop Gupta +4 more
- 01 May 1995
TL;DR: This paper quantitatively characterize the SPLASH-2 programs in terms of fundamental properties and architectural interactions that are important to understand them well, including the computational load balance, communication to computation ratio and traffic needs, important working set sizes, and issues related to spatial locality.
Automatically characterizing large scale program behavior
Timothy Sherwood,Erez Perelman,Greg Hamerly,Brad Calder +3 more
- 01 Oct 2002
TL;DR: This work quantifies the effectiveness of Basic Block Vectors in capturing program behavior across several different architectural metrics, explores the large scale behavior of several programs, and develops a set of algorithms based on clustering capable of analyzing this behavior.
A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor
Shubhendu S. Mukherjee,Christopher T. Weaver,Joel Emer,Steven K. Reinhardt,Todd Austin +4 more
- 03 Dec 2003
TL;DR: This paper identifies numerous cases, such as prefetches, dynamicallydead code, and wrong-path instructions, in which a fault will not affect correct execution, and shows AVFs of 28% and 9% for the instruction queue and execution units, respectively,averaged across dynamic sections of the entire CPU2000benchmark suite.