Patent
Universal computing digital signal processor
Chen Shuming,Yang Xuejun,Wan Jianghua,Liu Zhong,Chen Haiyan,Guo Yang +5 more
- 09 Apr 2014
14
TL;DR: In this article, a universal computing digital signal processor (UCSP) is presented, which consists of a CPU core unit, a DSP core unit and a multi-layer interconnection structure, an in-chip share storage array, an off-chip memory interface, a second high-speed input and output interface, an inter-chip direct connection interface and an intercore synchronous device.
read more
Abstract: The invention discloses a universal computing digital signal processor which comprises a CPU core unit, a DSP core unit, a multi-layer interconnection structure, an in-chip share storage array, an off-chip memory interface, a high-speed input and output interface, a second high-speed input and output interface, an inter-chip direct connection interface and an inter-core synchronous device. The CPU core unit comprises a plurality of CPU cores. The DSP core unit comprises a plurality of DSP cores. The CPU cores and the DSP cores are respectively connected with the in-chip share storage array through the multi-layer interconnection structure. The CPU cores are connected with the first high-speed input and output interface. The DSP cores are connected with the second-speed input and output interface and the inter-chip direct connection interface. The application program of the universal computing digital signal processor is obtained in a mode that uniform compiling and linking are conducted on CPU end object codes and DSP end object codes obtained in a compiling mode through a uniform and parallel programming method. The universal computing digital signal processor can maintain the basic characteristics of an embedded type DSP and the advantages of high performance and low consumption, and can effectively support universal scientific calculation.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Storage device and fetching method for multilayered cooperation and sharing in GPDSP (General-Purpose Digital Signal Processor)
Chen Shuming,Chen Haiyan,Liu Sheng,Guo Yang,Wan Jianghua,Chen Junjie,Chen Shenggang,Liu Zhong,Yaohua Wang,Du Peng +9 more
- 10 Jun 2015
TL;DR: In this paper, a storage device and a fetching method for multilayered cooperation and sharing in a GPDSP (General-Purpose Digital Signal Processor) are presented.
9
Patent
Method for vectorization computing of solution of large-scale trigonometric linear system of equations for GPDSP
Liu Zhong,Chen Shuming,Hu Xiao,Wan Jianghua,Chen Haiyan,Chen Shenggang,Hu Fenglin,Guo Yang,Tian Xi,Chen Lei,Liu Sheng,Sun Haiyan,Yang Liu,Zhang Xuemeng,Chen Yueyue,Wu Jiazhu +15 more
- 13 May 2015
TL;DR: In this paper, a method for vectorization computing of a solution of a large-scale trigonometric linear system of equations for a GPDSP is presented. But the method is not suitable for vectorized computations.
5
Patent
Multi-core DMA (direct memory access) subsection data transmission method used for GPDSP (general purpose digital signal processor) and adopting slave counting
Chen Shuming,Guo Yang,Ma Sheng,Wan Jianghua,Yang Liu,Liu Zonglin,Chen Shenggang,Sun Shuwei,Lei Yuanwu,Liu Sheng,Hu Chen,Tian Yuheng,Hu Yuean,Wang Zhanli,Ding Yibo +14 more
- 03 Jun 2015
TL;DR: In this article, a multi-core DMA (direct memory access) subsection data transmission method used for a GPDSP (general purpose digital signal processor) and adopting slave counting is described.
5
Patent
A data processing system and a data processing method
Feng Jie
- 29 Mar 2019
TL;DR: In this article, the authors describe a data processing system with high computing power and low power consumption, which consists of a memory and a plurality of processors, each of which has an arithmetic function and a control function.
4
Patent
Multi-core DMA (direct memory access) subsection data transmission method used for GPDSP and adopting host counting
Ma Sheng,Yang Liu,Chen Shuming,Wan Jianghua,Guo Yang,Liu Zonglin,Sun Shuwei,Liu Zhong,Lei Yuanwu,Liu Sheng,Yaohua Wang,Wang Zhanli,Tian Yuheng,Hu Yuean,Ding Yibo +14 more
- 03 Jun 2015
TL;DR: In this paper, a multi-core DMA (direct memory access) subsection data transmission method used for GPDSP and adopting host counting has been described, which has the advantages of simple principle, convenience in operation, configuration flexibility, high memory access efficiency and the like.
4
References
Patent
Out-of-order load/store queue structure
Christopher D. Bryant
- 01 Nov 2010
TL;DR: In this paper, the authors present a method and an apparatus for supporting out-of-order load/store queue structure, which includes a first queue for storing memory operations adapted to be executed out oforder with respect to other memory operations.
40
Patent
Method and apparatus for designing an integrated circuit
Arun Iyer,Yousuff Mohammed Shariff +1 more
- 26 May 2011
TL;DR: In this paper, a method and apparatus for designing an integrated circuit to operate at a desired clock frequency range reduces process variation by estimating the value of removable pessimism from a static timing analysis.
18
Patent
Computing method and super-computing system for computing task
Yi Lu,Song Yingwen,Fan Zhigang,Zhang Jialu +3 more
- 04 Sep 2013
TL;DR: In this paper, a computing method for a computing task is described, where the computing is performed by a super-computing system and a native CPU module divides the computing task into a plurality of computing tasks according to a preset rule.
17