Open AccessProceedings Article
Toward predictable performance in software packet-processing platforms
Mihai Dobrescu,Katerina Argyraki,Sylvia Ratnasamy +2 more
- 25 Apr 2012
- pp 11-11
TL;DR: This work presents a general-purpose packet-processing system that combines ease of programmability with predictable performance, while running a diverse set of applications and serving multiple clients with different needs, and constitutes the first evidence that, when designing software network equipment, flexibility and predictability are not mutually exclusive goals.
read more
Abstract: To become a credible alternative to specialized hardware, general-purpose networking needs to offer not only flexibility, but also predictable performance. Recent projects have demonstrated that general-purpose multicore hard-ware is capable of high-performance packet processing, but under a crucial simplifying assumption of uniformity: all processing cores see the same type/amount of traffic and run identical code, while all packets incur the same type of conventional processing (e.g., IP forwarding). Instead, we present a general-purpose packet-processing system that combines ease of programmability with predictable performance, while running a diverse set of applications and serving multiple clients with different needs. Offering predictability in this context is considered a hard problem because software processes contend for shared hardware resources--caches, memory controllers, buses--in unpredictable ways. Still, we show that, in our system, (a) the way in which resource contention affects performance is predictable and (b) the overall performance depends little on how different processes are scheduled on different cores. To the best of our knowledge, our results constitute the first evidence that, when designing software network equipment, flexibility and predictability are not mutually exclusive goals.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Software-Defined Networking
TL;DR: This paper tries to cover three main parts of SDN: applications, the control plane, and the data plane anticipating that these efforts will help researchers set appropriate and meaningful directions for future SDN research.
361
Packet Transactions: High-Level Programming for Line-Rate Switches
Anirudh Sivaraman,Alvin Cheung,Mihai Budiu,Changhoon Kim,Mohammad Alizadeh,Hari Balakrishnan,George Varghese,Nick McKeown,Steve Licking +8 more
- 22 Aug 2016
TL;DR: Domino as discussed by the authors is a C-like imperative language to express data-plane algorithms, and it can be run at line rate with modest estimated chip-area overhead, but it does not support stateful algorithms.
317
•Proceedings Article
DeepDive: transparently identifying and managing performance interference in virtualized environments
Dejan Novakovic,Nedeljko Vasic,Stanko Novakovic,Dejan Kostic,Ricardo Bianchini +4 more
- 26 Jun 2013
TL;DR: DeepDive successfully addresses several important challenges, including the lack of performance information from applications, and the large overhead of detailed interference analysis, by transparently identifying and managing performance interference between virtual machines co-located on the same physical machine in Infrastructure-as-a-Service cloud environments.
•Proceedings Article
Queues don't matter when you can JUMP them!
Matthew P. Grosvenor,Malte Schwarzkopf,Ionel Gog,Robert N. M. Watson,Andrew W. Moore,Steven Hand,Jon Crowcroft +6 more
- 04 May 2015
TL;DR: It is shown that QJUMP achieves bounded latency and reduces in-network interference by up to 300×, outperforming Ethernet Flow Control (802.3x), ECN (WRED) and DCTCP and pFabric.
References
The click modular router
TL;DR: On conventional PC hardware, the Click IP router achieves a maximum loss-free forwarding rate of 333,000 64-byte packets per second, demonstrating that Click's modular and flexible architecture is compatible with good performance.
2.6K
The Click modular router
Robert Morris,Eddie Kohler,John Jannotti,M. Frans Kaashoek +3 more
- 12 Dec 1999
TL;DR: The Click IP router can forward 64-byte packets at 73,000 packets per second, just 10% slower than Linux alone, and is easy to extend by adding additional elements, which are demonstrated with augmented configurations.
Evaluation techniques for storage hierarchies
TL;DR: A new and efficient method of determining, in one pass of an address trace, performance measures for a large class of demand-paged, multilevel storage systems utilizing a variety of mapping schemes and replacement algorithms.
1.4K
RouteBricks: exploiting parallelism to scale software routers
Mihai Dobrescu,Norbert Egi,Katerina Argyraki,Byung-Gon Chun,Kevin Fall,Gianluca Iannaccone,Allan D. Knies,Maziar Manesh,Sylvia Ratnasamy +8 more
- 11 Oct 2009
TL;DR: This work proposes a software router architecture that parallelizes router functionality both across multiple servers and across multiple cores within a single server, and demonstrates a 35Gbps parallel router prototype.
Predicting inter-thread cache contention on a chip multi-processor architecture
Dhruba Chandra,Fei Guo,Seongbeom Kim,Yan Solihin +3 more
- 12 Feb 2005
TL;DR: Three performance models are proposed that predict the impact of cache sharing on co-scheduled threads and the most accurate model, the inductive probability model, achieves an average error of only 3.9%.