Proceedings Article10.1145/74333.74340
The pixel machine: a parallel image computer
Michael Potmesil,Eric M. Hoffert +1 more
- 01 Jul 1989
- Vol. 23, Iss: 3, pp 69-78
169
TL;DR: The system architecture and the programming environment of the Pixel Machine - a parallel image computer with a distributed frame buffer based on an array of asynchronous MIMD nodes with parallel access to a large frame buffer is described.
read more
Abstract: We describe the system architecture and the programming environment of the Pixel Machine - a parallel image computer with a distributed frame buffer.The architecture of the computer is based on an array of asynchronous MIMD nodes with parallel access to a large frame buffer. The machine consists of a pipeline of pipe nodes which execute sequential algorithms and an array of m × n pixel nodes which execute parallel algorithms. A pixel node directly accesses every m-th pixel on every n-th scan line of an interleaved frame buffer. Each processing node is based on a high-speed, floating-point programmable processor.The programmability of the computer allows all algorithms to be implemented in software. We present the mappings of a number of geometry and image-computing algorithms onto the machine and analyze their performance.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
•Proceedings Article
A Survey of General-Purpose Computation on Graphics Hardware.
John D. Owens,David Luebke,Naga K. Govindaraju,Mark J. Harris,Jens Krüger,Aaron Lefohn,Timothy John Purcell +6 more
- 01 Jan 2005
TL;DR: The techniques used in mapping general-purpose computation to graphics hardware will be generally useful for researchers who plan to develop the next generation of GPGPU algorithms and techniques.
2.1K
The accumulation buffer: hardware support for high-quality rendering
Paul Haeberli,Kurt Akeley +1 more
- 01 Sep 1990
TL;DR: A system architecture that supports realtime generation of complex images, efficient generation of extremely high-quality images, and a smooth trade-off between the two based on the paradigm of integration with an additional high-precision image buffer.
Patent
Deferred shading graphics pipeline processor having advanced features
Jerome F. Duluk,Richard E. Hessel,Vaughn T. Arnold,Jack Benkual,Joseph P. Bratt,George Cuan,Stephen L. Dodgen,Emerson S. Fang,Zhaoyu Gong,Thomas Y. Ho,Hengwei Hsu,Sidong Li,Sam Ng,Matthew N. Papakipos,Jason R. Redgrave,Sushma S. Trivedi,Nathan D. Tuck,Shun Wai Go,Lindy Fung,Tuan D. Nguyen,Joseph P. Grass,Bo Hong,Abraham Mammen,Abbas Rashid,Albert Suan-Wei Tsay +24 more
- 09 Jun 2003
TL;DR: In this article, a deferred shading graphics pipeline processor and method are provided encompassing numerous substructures, including one or more of deferred shading, a tiled frame buffer, and multiple?stage hidden surface removal processing.
468
PixelFlow: high-speed rendering using image composition
Steven Molnar,John Eyles,John W. Poulton +2 more
- 01 Jul 1992
TL;DR: PixelFlow is described, an architecture for high-speed image generation that overcomes the transformation and frame-buffer– access bottlenecks of conventional hardware rendering architectures and performs antialiasing by supersampling.
A user-programmable vertex engine
Erik Lindholm,Mark J. Kilgard,Henry Packard Moreton +2 more
- 01 Aug 2001
TL;DR: The design, programming interface, and implementation of a very efficient user-programmable vertex engine embedded in the broader fixed function pipeline, supported by transparent multi-threading and bypassing to preserve parallelism and performance is described.
References
Display of surfaces from volume data
TL;DR: In this article, a volume-rendering technique for the display of surfaces from sampled scalar functions of 3D spatial dimensions is discussed, which is not necessary to fit geometric primitives to the sampled data; images are formed by directly shading each sample and projecting it onto the picture plane.
The cosmic cube
TL;DR: Cosmic Cube as discussed by the authors is a hardware simulation of a future VLSI implementation that will consist of single-chip nodes, which offers high degrees of concurrency in applications and suggests that future machines with thousands of nodes are both feasible and attractive.
1.2K
Fast spheres, shadows, textures, transparencies, and imgage enhancements in pixel-planes
Henry Fuchs,Jack Goldfeather,Jeff P. Hultquist,Susan Spach,John D. Austin,Frederick P. Brooks,John Eyles,John S. Poulton +7 more
- 01 Jul 1985
TL;DR: This paper reports on a variety of algorithms that exploit a tree of one-bit adders that can evaluate linear expressions Ax+By+C for every pixel simultaneously, as fast as the ALUs and the memory circuits can accept the results.
265
An adaptive subdivision algorithm and parallel architecture for realistic image synthesis
Mark A. Z. Dippé,John Swensen +1 more
- 01 Jan 1984
TL;DR: An algorithm for computing ray traced pictures is presented, which adaptively subdivides scenes into S subregions, each with roughly uniform load, which can yield speedups of O(S2/3) over the standard algorithm.
170