System-level power optimization
W. Nebel
- 31 Aug 2004
- pp 27-34
29
TL;DR: A system-level design flow and respective EDA support tools for low power designs and the architecture of a power estimation tool is presented, which is capable to guide the designer in system level and architecture level decisions in the pre-implementation phase.
read more
Abstract: More features and higher bandwidth needed for new mobile services consume more power than battery technology can provide. Higher performance in information processing produces more heat than cooling technology can dissipate. These trends require power aware design methodologies throughout the entire design. The largest impact on the power consumption can be achieved at the system level where the algorithms and the system architecture are defined. In this contribution we present a system-level design flow and respective EDA support tools for low power designs. We analyze the requirements for such a design technology, which shifts more responsibility to the system architect. We exemplify this approach with a design flow for low power systems. The architecture of a power estimation tool is presented, which is capable to guide the designer in system level and architecture level decisions in the pre-implementation phase. The effectiveness of the approach is demonstrated through some use cases.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Organizing the last line of defense before hitting the memory wall for CMPs
Chun-Yi Liu,Anand Sivasubramaniam,Mahmut Kandemir +2 more
- 14 Feb 2004
TL;DR: A new architecture is proposed, called Shared Processor-Based Split L2, that captures the benefits of these two organizations, while avoiding many of their drawbacks, and is demonstrated on a complete system simulator.
Low-power bus encoding with crosstalk delay elimination
Chun-Gi Lyuh,Taewhan Kim +1 more
- 06 Mar 2006
TL;DR: In this article, the authors proposed a new bus-encoding algorithm that not only minimizes the dynamic power consumption on bus but also eliminates the crosstalk delay by analyzing, formulating and solving the problem of minimizing a weighted sum of the self-transition and cross-coupled transition activities on bus in the context of the concept of self-shield encoding.
50
A Multi-Granularity Power Modeling Methodology for Embedded Processors
TL;DR: This paper proposes a unified processor power modeling methodology for the creation of power models at multiple granularity levels that can be quickly mapped to an ESL design flow and demonstrates the usefulness of having multiple power models.
39
Energy Consumption Estimation and Profiling in Wireless Sensor Networks
Javier Moreno Molina,Jan Haase,Christoph Grimm +2 more
- 01 Jun 2011
TL;DR: In this paper, an energy estimator and profiler for WSNs is proposed, which includes energy estimation and information compilation so that energy consumption values provide information to the designer to identify energy leakages or to compare different architectures and algorithms.
21
Partitioned bus coding for energy reduction
Lin Xie,Peiliang Qiu,Qinru Qiu +2 more
- 18 Jan 2005
TL;DR: The experimental results show that the TPC with careful bus partitioned saves up to 16.9% the energy of the T PC with random bus partition, which reduces the encoding and decoding complexity of the original TPC.
19
References
•Book
Computer Architecture: A Quantitative Approach
John L. Hennessy,David A. Patterson +1 more
- 01 Dec 1989
TL;DR: This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important trends facing computer designers today.
12.6K
•Book
Compilers: Principles, Techniques, and Tools
Alfred V. Aho,Ravi Sethi,Jeffrey D. Ullman +2 more
- 01 Jan 1986
TL;DR: This book discusses the design of a Code Generator, the role of the Lexical Analyzer, and other topics related to code generation and optimization.
9.7K
Introduction to Probability Models.
John Hickey,Sheldon M. Ross +1 more
TL;DR: The nationwide network of sheldon m ross introduction to probability models solutions is dedicated to offering you the ideal service and will help you with this kind of manual.
2.7K
•Book
Advanced Compiler Design and Implementation
Steven S. Muchnick
- 01 Jan 1997
TL;DR: Advanced Compiler Design and Implementation by Steven Muchnick Preface to Advanced Topics
2.6K
•Book
Synthesis and optimization of digital circuits
Giovanni De Micheli
- 01 Jan 1994
TL;DR: This book covers techniques for synthesis and optimization of digital circuits at the architectural and logic levels, i.e., the generation of performance-and-or area-optimal circuits representations from models in hardware description languages.