Patent
System and method for debugging a software program
Hugo A. Andrade,Brian Keith Odom,Cary Paul Butler,Joseph E. Peck,Newton G. Petersen +4 more
- 29 Oct 2001
87
TL;DR: In this paper, a system and method for debugging a program which is intended to execute on a reconfigurable device is presented, where a program that specifies a function, and which is convertible into a hardware configuration program (HCP) and deployable onto a programmable hardware element comprised on the device.
read more
Abstract: A system and method for debugging a program which is intended to execute on a reconfigurable device. A computer system stores a program that specifies a function, and which is convertible into a hardware configuration program (HCP) and deployable onto a programmable hardware element comprised on the device. The HCP is generated based on the program, specifies a configuration for the programmable hardware element that implements the function, and further specifies usage of one or more fixed hardware resources by the programmable hardware element in performing the function. A test configuration is deployable on the programmable hardware element by a deployment program, where, after deployment, the programmable hardware element provides for communication between the fixed hardware resources and the program. The program is executable by a processor in the computer system, where during execution the program communicates with the one or more fixed hardware resources through the programmable hardware element.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like)
Martin Vorbach,Robert Münch +1 more
- 07 Oct 2002
TL;DR: In this paper, the first result data may be obtained using a plurality of configurable coarse-granular elements, and the first results may be subsequently processed using the plurality of configured granular elements.
177
Patent
Data processing device and method
Martin Vorbach,Alexander Thomas +1 more
- 30 Aug 2004
TL;DR: In this paper, a data processing device comprising a multidimensional array of coarse grained logic elements processing data and operating at a first clock rate and communicating with one another and/or other elements via busses or communication lines operated at a second clock rate is described.
173
Patent
Data processing method and device
Martin Vorbach,Juergen Becker,Markus Weinhardt,Volker Baumgarte,Frank May +4 more
- 24 Jul 2003
TL;DR: In this article, the first result data may be obtained using a plurality of configurable coarse-granular elements, and the first results may be subsequently processed using the plurality of configured granular elements.
156
Patent
Traceability in a modeling environment
Xiaocang Lin,Aravind Pillarisetti,William J. Aldrich,Kai Tuschner +3 more
- 22 Dec 2011
TL;DR: In this paper, the authors employ a mapping among entities that are related to each other to facilitate graphical identifications between parts of one entity that maps to part of another entity, based on a selection of a part in one of the entities.
149
Patent
Methods and devices for treating and processing data
Martin Vorbach,Volker Baumgarte +1 more
- 05 Mar 2002
TL;DR: In this paper, a clock preselecting means is designed in such a way that, depending on the state, a first clock is preselected at least at a first cell (PAE) and an additional clock is precomputed at least in an additional cell.
112
References
Patent
Graphical system for modelling a process and associated method
Jeffrey L. Kodosky,James J. Truchard,John E. MacCrisken +2 more
- 09 Apr 1987
TL;DR: In this paper, the authors present a method for programming a computer system having a display console for displaying images to control at least one of a virtual instrument and an instrument by the steps of displaying on the screen a first function-icon that references at least 1 first control module for controlling at least first function; displaying on screen at least 2 iteration-icon for controlling multiple iterations of data flow; and assembling a first acyclic data flow diagram, such that the diagram displays a first procedure for producing a value for each first function in the course of the first procedure.
551
Patent
Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information
Carlos Dangelo,Daniel Watkins,Doron Mintz +2 more
- 10 Feb 1994
TL;DR: In this paper, a technique for hierarchical display of control and dataflow graphs allowing a user to view hierarchically filtered control and flow information related to a design is presented, where the user can specify a level of detail to be displayed for any design element or group of design elements.
482
Patent
System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations
Jeffrey L. Kodosky,Hugo A. Andrade,Brian Keith Odom,Cary Paul Butler +3 more
- 25 Jun 2001
TL;DR: In this article, the authors present a system and method for configuring an instrument to perform measurement functions, wherein the instrument includes a programmable hardware element and a graphical program is first created, where the graphical program implements a measurement function.
380
Patent
An integrated processor and programmable data path chip for reconfigurable computing
Dale Wong,Christopher E. Phillips,Laurence H. Cooke +2 more
- 29 Jun 1998
TL;DR: A reconfigurable processor chip as mentioned in this paper includes a standard processor, blocks of reconfigured logic (1101, 1103), and interfaces (319a, 319b, 311) between these elements.
286
Patent
Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation
Brad Taylor
- 28 Sep 1993
TL;DR: In this article, a programmable logic device (PLD) is configured to modify a data stream, in particular a video stream, and the PLD can be connected to a memory resource.
259
Related Papers (5)
André DeHon,Michael Bolotski,Thomas F. Knight +2 more
- 06 Jun 1995
Rajiv Gupta,Prasad A. Raje +1 more
- 11 Aug 1995