Proceedings Article10.1109/MWSCAS.2018.8623876
Stochastic Computing based BCH Decoder for WBAN Systems
Kaining Han,Junchao Wang,Warren J. Gross +2 more
- 01 Aug 2018
- pp 729-732
4
TL;DR: A stochastic computing based soft decision decoder is presented for the BCH code defined in the IEEE 802.15.6 standard, which has the advantages of energy consumption and hardware cost while approaching the decoding performance in terms of block error rate (BLER) compared to existing BCHsoft decision decoders.
read more
Abstract: BCH codes have been accepted as the error correction coding scheme by the IEEE 802.15.6 standard for wireless body area networks (WBAN). Soft-decision BCH decoders are attractive for the reason that the decoding gains result in significant transmitting energy reduction. An approximate computing technology called stochastic computing is a promising low power and low hardware cost implementation candidate for BCH soft decision decoders. In this paper, a stochastic computing based soft decision decoder is presented for the BCH code defined in the IEEE 802.15.6 standard. According to the evaluation results, the proposed design has the advantages of energy consumption and hardware cost while approaching the decoding performance in terms of block error rate (BLER) compared to existing BCH soft decision decoders. In addition, the proposed design requires no noise power estimation for the soft decision demodulation module, which could further reduce the hardware cost and energy consumption of the WBAN receiver.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Recent Advances on Stochastic and Noise Enhanced Methods in Error Correction Decoders
Chris Winstead,Tasnuva Tithi,Emmanuel Boutillon,Fakhreddine Ghaffari +3 more
- 03 Dec 2018
TL;DR: A Markov chain analysis technique is described to both explain and optimize noise enhancement in these algorithms, including both conventional hardware architectures and circuits based on memristor threshold logic, where Memristor non-determinism can be exploited for noise enhancement.
A Novel Stochastic Decoder for Extended BCH Code Based Turbo Product Codes
Kaining Han,Guodong Shen,Jianhao Hu +2 more
- 28 May 2023
TL;DR: A novel stochastic TPC decoder that processes the decoding in a bit-wise iterative manner to reduce the decoding complexity and a hard-decision decoding temporary frozen strategy is proposed to further speed up the convergence and reduce the decode complexity.
1
A Soft-Decision Demodulator for WBAN Systems Using Stochastic Computing
Kaining Han,Junchao Wang,Qiang Fang +2 more
- 01 Oct 2019
TL;DR: A novel stochastic computing based soft decision demodulation method is proposed to achieve low complexity and low power demodulations in wireless body area network systems.
An energy-efficient centralized dynamic time scheduling for internet of healthcare things
Rakesh Kumar Mahendran,V. Prabhu,V Parthasarathy,Usharani Thirunavukkarasu,A Mary Judith,S Jagadeesan +5 more
TL;DR: It is observed that the proposed technique reduced power consumption by up to 20% and is suitable for real-time healthcare applications and is compared with a fuzzy-based technique to measure efficiency.
References
•Book
Error Control Systems for Digital Communication and Storage
Stephen B. Wicker
- 01 Feb 1995
TL;DR: This work has shown that polynomials over Galois Fields, particularly the Hadamard, Quadratic Residue, and Golay Codes, are good candidates for Error Control Coding for Digital Communication Systems.
2.1K
Generalized minimum distance decoding
TL;DR: A new distance measure is introduced which permits likelihood information to be used in algebraic minimum distance decoding techniques and an efficient decoding algorithm is given, and exponential bounds on the probability of not decoding correctly are developed.
662
Parallel double error correcting code design to mitigate multi-bit upsets in SRAMs
R. Naseer,Jeffrey Draper +1 more
- 18 Nov 2008
TL;DR: A double-error correcting ECC implementation technique suitable for SRAM applications is presented and shows that this DEC scheme reduces errors by 98.5% compared to only 44% reduction by conventional SEC-DED ECC.
161
Delayed Stochastic Decoding of LDPC Codes
TL;DR: A new stochastic decoding algorithm, called Delayed Stochastic (DS) decoding, is introduced to implement low-density-parity-check (LDPC) decoders, suitable for fully-parallel implementation of long LDPC codes with applications in optical communications.
158
Stochastic Chase Decoding of Reed-Solomon Codes
TL;DR: Simulation results show that the probabilistic nature of the SCA helps in providing a more efficient test pattern generation and avoids the use of least reliable bits selection.