Journal Article10.1145/3610292
SoC Protocol Implementation Verification Using Instruction-Level Abstraction (ILA) Specifications
Huaixi Lu,Yue Xing,Aarti Gupta,Sharad Malik +3 more
- 24 Jul 2023
TL;DR: This work uses the recently proposed formal model termed Instruction-Level Abstraction as a component specification, which includes an interface specification for the interactions in composing different components, and applies the proposed ILA-based methodology for protocol verification to several third-party design case studies.
read more
Abstract: In modern systems-on-chips, several hardware protocols are used for communication and interaction among different modules. These protocols are complex and need to be implemented correctly for correct operation of the system-on-chip. Therefore, protocol verification has received significant attention. However, this verification is often limited to checking high-level properties on a protocol specification or an implementation. Verifying these properties directly on an implementation faces scalability challenges due to its size and design complexity. Further, even after some high-level properties are verified, there is no guarantee that an implementation fully complies with a given specification, even if the same properties have also been checked on the specification. We address these challenges and gaps by adding a layer of component specifications, one for each component in the protocol implementation, and specifying and verifying the interactions at the interfaces between each pair of communicating components. We use the recently proposed formal model termed Instruction-Level Abstraction (ILA) as a component specification, which includes an interface specification for the interactions in composing different components. The use of ILA models as component specifications allows us to decompose the complete verification task into two sub-tasks: checking that the composition of ILAs is sequentially equivalent to a verified formal protocol specification, and checking that the protocol implementation is a refinement of the ILA composition. This check requires that each component implementation is a refinement of its ILA specification and includes interface checks guaranteeing that components interact with each other as specified. We have applied the proposed ILA-based methodology for protocol verification to several third-party design case studies. These include an AXI on-chip communication protocol, an off-chip communication protocol, and a cache coherence protocol. For each system, we successfully detected bugs in the implementation, and show that the full formal verification can be completed in reasonable time and effort.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
References
SystemC: a modeling platform supporting multiple design abstractions
Preeti Ranjan Panda
- 30 Sep 2001
TL;DR: The features of SystemC that make it an attractive language for design specification, verification, and synthesis at different levels of abstraction are outlined, with particular emphasis on the new features included in SystemC 2.0 that support system-level design.
OpenPiton: An Open Source Manycore Research Framework
Jonathan Balkind,Michael McKeown,Yaosheng Fu,Tri Nguyen,Yanqi Zhou,Alexey Lavrov,Mohammad Shahrad,Adi Fuchs,Samuel Payne,Xiaohua Liang,Matthew Matl,David Wentzlaff +11 more
- 25 Mar 2016
TL;DR: OpenPiton is the world's first open source, general-purpose, multithreaded manycore processor and framework that leverages the industry hardened OpenSPARC T1 core with modifications and builds upon it with a scratch-built, scalable uncore creating a flexible, modern manycore design.
209
Security protocol verification: symbolic and computational models
Bruno Blanchet
- 24 Mar 2012
TL;DR: This paper surveys various approaches in this area, considering the verification in the symbolic model, as well as the more recent approaches that rely on the computational model or that verify protocol implementations rather than specifications.
Automata-based assertion-checker synthesis of PSL properties
Marc Boule,Zeljko Zilic +1 more
TL;DR: This work presents a technique for automata-based checker generation of PSL properties for dynamic verification, and shows that the generated checkers are resource-efficient for use in hardware emulation, simulation acceleration and silicon debug.
136