Patent
Simulation method and compiler for hardware/software programming
David J. Greaves
- 21 Jun 2001
25
TL;DR: In this article, a method for converting a hardware description language describing an integrated circuit or software operating thereon to an alternative programming language, such as ANSI C, C++, Java, or other object-oriented programming language is described.
read more
Abstract: A method for converting a hardware description language describing an integrated circuit or software operating thereon to an alternative programming language, such as ANSI C, C++, Java, or other object-oriented programming language, is described. The method provides for the single compilation operations as well as the ability to link multiple compilations to simulate large hardware description language designs. The method of the present invention improves the run time efficiency of the compiled code in a more user-friendly format.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Method and device for simulator generation based on semantic to behavioral translation
Gunnar Braun,Achim Nohl,Jianjiang Ceng,Andreas Hoffmann,Rainer Leupers +4 more
- 26 May 2005
TL;DR: In this article, a target architecture model described in an architecture description language (ADL) is accessed, and a semantic representation of an instruction set for the target architecture is translated to a behavioral representation.
37
Patent
System and method for rating an IP-based wireless telecommunications based on access point
Christopher E. Caldwell,Janne P. Linkola +1 more
- 20 Oct 2006
TL;DR: In this paper, an access point identifier associated with the access point (e.g., MAC address IP address, FQDN, etc.) is stored in a database, which is used to retrieve a service zone ID from the database.
36
Patent
RaceCheck: a race logic analyzer program for digital integrated circuits
Terence Wai-kwok Chan
- 22 Sep 2005
TL;DR: RaceCheck as mentioned in this paper audits IC designs for race logic design errors, using both structural and timing information of IC designs to filter out false violations, detecting concurrent invocation races of system and user-defined functions and tasks, and the use of a HDL simulation kernel for dynamic race logic analysis.
32
Patent
Method for simulating hardware
David J. Greaves,Daryl Stewart +1 more
- 09 Jan 2006
TL;DR: In this article, a method for modifying hardware simulation having one internal timing regime to enable interoperation with another simulation having a different internal time regime is described, where variables are used so that they are interoperable with models in a domain using signals.
22
Patent
Simulation of integrated circuitry within a high-level modeling system using hardware description language circuit descriptions
Kumar Deepak,L. James Hwang,Singh Vinay Jitendra,Haibing Ma,Roger B. Milne,Nabeel Shirazi,Jeffrey D. Stroomer,Jimmy Zhenming Wang +7 more
- 14 Mar 2003
TL;DR: In this paper, the authors describe a method for simulating an integrated circuit within a modeling system using one or more circuit description language representations of circuitry, which is translated into a program language circuit description.
15
References
Patent
Programmatic synthesis of processor element arrays
Robert Schreiber,B. Ramakrishna Rau,Shail Aditya Gupta,Vinod Kathail,Sadun Anik +4 more
- 20 Aug 1999
TL;DR: In this article, a programmatic method transforms a nested loop in a high level programming language into a set of parallel processes, each a single time loop, such that the parallel processes satisfy a specified design constraint.
188
Patent
Variable grain architecture for FPGA integrated circuits
Om P. Agrawal,Herman M. Chang,Bradley A. Sharpe-Geisler,Giap H. Tran +3 more
- 04 Mar 2002
TL;DR: In this article, a Variable Grain Architecture (VGA) is described, where variable grain blocks are wedged together in mirror opposition to one another to define super-VGB structures.
155
Patent
Synthesizing sequential devices from hardware description languages (HDLS)
Szu-Tsung Cheng,Ihao Chen,Xuequn Xiang +2 more
- 15 Jul 1999
TL;DR: In this article, a method using at least a portion of a control data flow graph (CDFG) which includes multiple control structures in a computer readable storage medium is presented to evaluate a need for a sequential state element in the portion of the logic circuit.
15