Shared cache aware task mapping for WCRT minimization
H. Ding,Yun Liang,Tulika Mitra +2 more
- 29 Apr 2013
- pp 735-740
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems
TL;DR: An overview of the scientific literature on timing verification techniques for multi-core real-time systems is provided covering four main categories: full integration, temporal isolation, integrating interference effects into schedulability analysis, and mapping and allocation.
E/E Architecture Synthesis: Challenges and Technologies
TL;DR: The evolution of the vehicle architecture, past, present, and future, and its current bottlenecks and future key technologies are presented and challenges of software configuration and mapping for automotive systems are discussed.
Mapping techniques in multicore processors: current and future trends
TL;DR: An overview and classification of mapping algorithms that would facilitate graphical interpretation of the known techniques are provided, along with performance, energy consumption, communication cost, reliability, or thermal management on different target architectures.
32
Cache-conscious offline real-time task scheduling for multi-core processors
Viet Anh Nguyen,Damien Hardy,Isabelle Puaut +2 more
- 27 Jun 2017
TL;DR: Experimental results show that by taking into account the effect of private caches on tasks' WCETs, the length of generated schedules is significantly reduced as compared to schedules generated by cache-unaware scheduling methods.
15
WCET-aware parallelization of model-based applications for multi-cores: The ARGO approach
Steven Derrien,Isabelle Puaut,Panayiotis Alefragis,Marcus Bednara,Harald Bucher,Clément David,Yann Debray,Umut Durak,Imen Fassi,Christian Ferdinand,Damien Hardy,Angeliki Kritikakou,Gerard Rauwerda,Simon Reder,Martin Sicks,Timo Stripf,Kim Sunesen,Timon D. ter Braak,Nikolaos S. Voros,Jürgen Becker +19 more
- 27 Mar 2017
TL;DR: The ARGO H2020 project1 provides a programming paradigm and associated tool flow to exploit the full potential of architectures in terms of development productivity, time-to-market, exploitation of the platform computing power and guaranteed real-time performance.
References
The worst-case execution-time problem—overview of methods and survey of tools
Reinhard Wilhelm,Jakob Engblom,Andreas Ermedahl,Niklas Holsti,Stephan Thesing,David Whalley,Guillem Bernat,Christian Ferdinand,Reinhold Heckmann,Tulika Mitra,Frank Mueller,Isabelle Puaut,Peter Puschner,Jan Staschulat,Per Stenström +14 more
TL;DR: Different approaches to the determination of upper bounds on execution times are described and several commercially available tools1 and research prototypes are surveyed.
Fast and Precise WCET Prediction by Separated Cache andPath Analyses
Henrik Theiling,Christian Ferdinand,Reinhard Wilhelm +2 more
- 01 May 2000
TL;DR: This paper shows how the microarchitecture analysis can be separated from the path analysis in order to make the overall analysis fast and shows that the approach can be used to analyse executables created by a standard optimising compiler.
280
Chronos: A timing analyzer for embedded software
TL;DR: Chronos is an open-source distribution specifically suited to the needs of the research community, and can provide safe but tight WCET estimate of a given C program running on a complex modern processor.
258
WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches
TL;DR: The proposed approach can reasonably estimate the worst- case shared L2 instruction cache misses by considering inter-thread instruction conflicts and the WCET of applications running on multi-core processors estimated by the approach is much better than the estimation by simply assuming all L2 instructions are misses.
Real-Time Scheduling on Multicore Platforms
James H. Anderson,J.M. Calandrino,Umamaheswari C. Devi +2 more
- 04 Apr 2006
TL;DR: A cache-aware Pfair-based scheduling scheme for real-time tasks on multicore platforms that avoids co-executing applications or threads that can worsen the performance of shared caches and thrash them is proposed and evaluated.