Open AccessProceedings Article
Rethinking Database Algorithms for Phase Change Memory
Shimin Chen,Phillip B. Gibbons,Suman Nath +2 more
- 01 Jan 2011
pp 21-31
TL;DR: Improved algorithms that reduce both execution time and energy on PCM while increasing write endurance are presented, and current approaches for common database algorithms such as B + -trees and Hash Joins are suboptimal for PCM.
read more
Abstract: Phase change memory (PCM) is an emerging memory technology with many attractive features: it is non-volatile, byte-addressable, 2–4X denser than DRAM, and orders of magnitude better than NAND Flash in read latency, write latency, and write endurance. In the near future, PCM is expected to become a common component of the memory/storage hierarchy for a wide range of computer systems. In this paper, we describe the unique characteristics of PCM, and their potential impact on database system design. In particular, we present analytic metrics for PCM endurance, energy, and latency, and illustrate that current approaches for common database algorithms such as B + -trees and Hash Joins are suboptimal for PCM. We present improved algorithms that reduce both execution time and energy on PCM while increasing write endurance.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Trends in big data analytics
TL;DR: An overview of the state-of-the-art and focus on emerging trends to highlight the hardware, software, and application landscape of big-data analytics are provided.
878
In-Memory Big Data Management and Processing: A Survey
TL;DR: This survey aims to provide a thorough review of a wide range of in-memory data management and processing proposals and systems, including both data storage systems and data processing frameworks.
Persistent B+-trees in non-volatile main memory
Shimin Chen,Qin Jin +1 more
- 01 Feb 2015
TL;DR: This paper proposes write atomic B+-Trees (wB+- Trees), a new type of main-memory B-Tree that aim to reduce such overhead as much as possible and replace Memcached's internal hash index with tree indices.
FPTree: A Hybrid SCM-DRAM Persistent and Concurrent B-Tree for Storage Class Memory
Ismail Oukid,Johan Lasperas,Anisoara Nica,Thomas Willhalm,Wolfgang Lehner +4 more
- 14 Jun 2016
TL;DR: A novel hybrid SCM-DRAM persistent and concurrent B-Tree, named Fingerprinting Persistent Tree (FPTree) that achieves similar performance to DRAM-based counterparts and a hybrid concurrency scheme for the FPTree that is partially based on Hardware Transactional Memory is proposed.
364
NV-Tree: reducing consistency cost for NVM-based single level systems
Jun Yang,Qingsong Wei,Cheng Chen,Chundong Wang,Khai Leong Yong,Bingsheng He +5 more
- 16 Feb 2015
TL;DR: NV-Tree, a consistent and cache-optimized B+Tree variant with reduced CPU cacheline flush, and NV-Store, a key-value store based on NV- tree, are implemented and evaluated on an NVDIMM server.
References
Architecting phase change memory as a scalable dram alternative
Benjamin C. Lee,Engin Ipek,Onur Mutlu,Doug Burger +3 more
- 20 Jun 2009
TL;DR: This work proposes, crafted from a fundamental understanding of PCM technology parameters, area-neutral architectural enhancements that address these limitations and make PCM competitive with DRAM.
Scalable high performance main memory system using phase-change memory technology
Moinuddin K. Qureshi,Vijayalakshmi Srinivasan,Jude A. Rivers +2 more
- 20 Jun 2009
TL;DR: This paper analyzes a PCM-based hybrid main memory system using an architecture level model of PCM and proposes simple organizational and management solutions of the hybrid memory that reduces the write traffic to PCM, boosting its lifetime from 3 years to 9.7 years.
1.5K
A durable and energy efficient main memory using phase change memory technology
Ping Zhou,Bo Zhao,Jun Yang,Youtao Zhang +3 more
- 20 Jun 2009
TL;DR: The results indicate that it is feasible to use PCM technology in place of DRAM in the main memory for better energy efficiency and the design choices of implementing PCM to achieve the best tradeoff between energy and performance.
Better I/O through byte-addressable, persistent memory
Jeremy P. Condit,Edmund B. Nightingale,Christopher Frost,Engin Ipek,Benjamin C. Lee,Doug Burger,Derrick Coetzee +6 more
- 11 Oct 2009
TL;DR: A file system and a hardware architecture that are designed around the properties of persistent, byteaddressable memory, which provides strong reliability guarantees and offers better performance than traditional file systems, even when both are run on top of byte-addressable, persistent memory.