Patent
Register file backup queue
Anders R. Johnson
- 30 Aug 2002
58
TL;DR: A register file backup system was proposed in this article for use with a computer which processes instructions to generate results which thereby change the visual state of the computer, and the backup system utilizes less overhead so as to provide easier register file storage than a comparable software or hardware device.
read more
Abstract: A register file backup system for use with a computer which processes instructions to generate results which thereby change the visual state of the computer. The computer has a register file with a plurality of addressable locations for storing data. The backup system is adapted to return the visual state of the computer to a previous state if an instruction generates an exception. The backup system utilizes less overhead so as to provide easier register file backup than a comparable software or hardware device. The backup system comprises first means for sequentially storing in program order, address information corresponding to destination locations in the register file where instruction results are to be stored. The first means has first and second outputs for transferring the address information stored therein: the first output being coupled to the register file for transferring a first portion of the address information to the register file, and the second output is used for transferring a second portion of address information for backup storage of the register file contents. The backup system also has a second means coupled to (1) the second output of the first means, for receiving and storing the second portion of the address information, and (2) the register file, for receiving and backup storing further information corresponding to the contents of one or more destination locations in the register file before that destination location is changed according to second portion of the address information. A third means is used for transferring the further information from the second means back to the register file locations according to the second portion of the address information stored in the second means after an instruction generates an exception.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
High performance, superscalar-based computer system with out-of-order instruction execution
Le Trong Nguyen,Derek J. Lentz,Yoshiyuki Miyayama,Sanjiv Garg,Yasuaki Hagiwara,Johannes Wang,Te-Li Lau,Sze-Shun Wang,Quang H. Trang +8 more
- 05 Nov 2003
TL;DR: In this paper, a superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput is presented, where the data results of each executed instruction are stored in the temporary data registers until all prior instructions have been executed, thereby retiring the executed instruction in-order.
275
Patent
RISC microprocessor architecture implementing multiple typed register sets
Sanjiv Garg,Derek J. Lentz,Le Trong Nguyen,Sho Long Chen +3 more
- 08 Jul 1992
TL;DR: In this paper, a register system for a data processor which operates in a plurality of modes is presented, where the register system provides multiple identical banks of register sets, the data processor controlling access such that instructions and processes need not specify any given bank.
168
Patent
Superscalar RISC instruction scheduling
Sanjiv Garg,Kevin R Iadonato,Le Trong Nguyen,Johannes Wang +3 more
- 26 Mar 1993
TL;DR: In this paper, a register renaming system for out-of-order execution of a set of reduced instruction set computer instructions having addressable source and destination register fields, adapted for use in a computer having an instruction execution unit with a register file accessed by read address ports and for storing instruction operands.
147
Patent
Device for removing an elongated structure implanted in biological tissue
Louis B. Goode,Chun Kee Lui +1 more
- 24 Feb 2005
TL;DR: In this paper, the authors describe a device for removing from a patient a previously implanted elongated structure, such as a pacemaker lead or a defibrillator lead, that may be encapsulated in biological tissue of the patient.
96
Patent
System and method for register renaming
Trevor Deosaran,Sanjiv Garg,Kevin R Iadonato +2 more
- 16 Dec 1993
TL;DR: In this article, a variable advance instruction window is used for storing a group of instructions to be executed by the processor, where a new instruction is added to the variable advance instructions window when a location becomes available.
64
References
Implementing precise interrupts in pipelined processors
TL;DR: Five solutions to the precise interrupt problem in pipelined processors are described and evaluated, and several extensions, including vector architectures, virtual memory, and linear pipeline structures, are briefly discussed.
402
Patent
Concurrently applying redo records to backup database in a log sequence using single queue server per queue at a time
Chandrasekaran Mohan,Ronald Lester Obermarck,Richard Kent Treiber +2 more
- 25 Sep 1989
TL;DR: In this article, the replica database is made consistent with the primary data by a lock-free updating mechanism which services the pages of a replica database in parallel, such that all transaction records for a unit of transfer (page) of the primary database are placed on the same queue in log sequence.
267
Patent
High performance superscalar microprocessor including a common reorder buffer and common register file for both integer and floating point operations
David B. Witt,William M. Johnson +1 more
- 10 Jul 1995
TL;DR: In this article, the superscalar microprocessor is presented, which includes an integer functional unit and a floating-point functional unit that share a high performance main data processing bus.
195
Checkpoint Repair for High-Performance Out-of-Order Execution Machines
Wen-mei W. Hwu,Yale N. Patt +1 more
TL;DR: This paper presents a class of repair mechanisms using the concept of checkpointing and derives several properties of checkpoint repair mechanisms, and provides algorithms for performing checkpoint repair that incur little overhead in time and modest cost in hardware.
172
Patent
Central processing unit with hardware controlled checkpoint and retry facilities
David W Anderson,Richard N. Gustafson,Johnson L H,Sparacio F J,William M Tomas,Webster J J +5 more
- 18 Aug 1971
TL;DR: In this paper, a data processing system with a central processing unit (CPU), main store (MS), and high speed storage (HSS) interposed between the CPU and store is presented.
128