Reference-Based Clock Distribution Architectures
A. Chattopadhyay,Zeljko Zilic +1 more
- 01 Aug 2006
- Vol. 2, pp 704-708
TL;DR: This paper examines the use of clock distribution architectures employing a reference-based skew compensation technique that provides simple-to-layout and scalable multipoint skew compensation useful for large designs.
read more
Abstract: This paper examines the use of clock distribution architectures employing a reference-based skew compensation technique. For each clock domain, a bi-directional clock line is daisy-chained using specially designed switches at each tap in the distribution. Daisy-chaining the clock decreases the clock load by eliminating the redundant paths used to equalize delays in traditional H-tree distributions. Clock skew is accounted for by actively synchronizing each local clock to a position directly between forward and reverse-moving reference clocks. This reference-based clocking strategy achieves a set of skew-tolerant clocks at each tap in a daisy-chain. The design provides simple-to-layout and scalable multipoint skew compensation useful for large designs. The implementation of a reference-based clocking chain is outlined, followed by the description of single clock and multi-clock architectures using this design strategy.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Single clock distribution network for multi-phase clock integrated circuits
Mitchell A. Thornton,Rohit P. Menon +1 more
- 16 Feb 2013
TL;DR: In this article, a multi-valued logic (MVL) circuit includes a clock generator that generates a MVL clock signal having three or more ith MVL levels, a single MVL signal distribution network connected to the clock generator, and a single ith selection circuit connected to a single MTL clock generator where i = 0 to N and N>3.
8
Skew compensation in energy recovery clock distribution networks
TL;DR: A new approach for skew compensation in energy recovery clock distribution networks is introduced by manipulating the operating speed of the flip-flops to increase the skew bounds required by algorithms to balance the skew in the clock distribution network leading to reduced design complexity.
6
A novel approach for skew compensation in energy recovery clock distribution networks
S. E. Esmaeili,Asim J. Al-Khalili,Glenn Cowan +2 more
- 01 Dec 2008
TL;DR: A new approach for skew compensation in energy recovery clock distribution networks is introduced by manipulating the operating speed of the flip-flops to increase the skew bounds required by algorithms to balance the skew in the clock distribution network leading to reduced design complexity.
5
Reconfigurable Clock Distribution Circuitry
A. Chattopadhyay,Zeljko Zilic +1 more
- 27 May 2007
TL;DR: The proposed design simplifies layout for irregularly shaped clock domains and provides flexibility to designers by enabling post-fabrication changes to the clock distribution network.
Design and operating characteristics of a reconfigurable clock distribution network
A. Chattopadhyay,Zeljko Zilic +1 more
- 01 Aug 2007
TL;DR: An overview of the reprogrammable multi-clock distribution scheme, which shows that reference-based clocking provides a skew tolerant scalable solution that can re-route clocks using specially designed switch-points, post-silicon.
2
References
A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input
TL;DR: The ADC uses a 4-b first stage to relax capacitor-matching requirements, buffered bootstrapping to reduce signal-dependent charge injection, and a flip-around track-and-hold amplifier with wide common-mode compliance to reduce noise and power consumption to achieve 14-b accuracy without calibration or dithering.
324
Clock generation and distribution for the first IA-64 microprocessor
Simon M. Tam,Stefan Rusu,U. Nagarji Desai,R. Kim,Ji Zhang,Ian A. Young +5 more
- 07 Feb 2000
TL;DR: The clock generation and distribution for the first IA-64 microprocessor achieves a low skew by using distributed programmable deskew units, which compensates for load mismatches and within-die process variations, as well as temperature and voltage gradients.
Analysis of the impact of process variations on clock skew
TL;DR: The comparison with Monte Carlo simulations performed by neglecting the effect of mismatch confirmed that local device variations play a crucial role in the design and sizing of the clock distribution network.
66
A novel clock distribution and dynamic de-skewing methodology
A. Kapoor,N. Jayakumar,Sunil P. Khatri +2 more
- 07 Nov 2004
TL;DR: A buffered H-tree technique to distribute the clock signal and to de-skew a clock network, which can achieve a very low maximum chip-level clock skew and be applied dynamically, either at boot time or periodically during the operation of the IC, as necessary.
54
A one-wire approach for skew-compensating clock distribution based on bidirectional techniques
Ching-Yuan Yang,Shen-Iuan Liu +1 more
TL;DR: In this paper, a clock-deskew buffer using the delay-locked loop and the bidirectional technique has been developed for chip-to-chip systems, which needs only one wire to synchronize the clocks.
45