Patent
Real-time convolutional decoder with block synchronising function
Masami Abe,Jun Iwata +1 more
- 22 Jun 1994
43
TL;DR: In this paper, a decoder receives frames of data that have been block coded, then convolutionally coded, at a rate of multiple frames per block, and the decoder counts it, stores convolutional code path information, and updates metric values pertaining to the paths.
read more
Abstract: A decoder receives frames of data that have been block coded, then convolutionally coded, at a rate of multiple frames per block. As each frame is received, the decoder counts it, stores convolutional code path information, and updates metric values pertaining to the paths. Once per block of frames, the decoder selects a path having the best metric value, convolutionally decodes one block, detects errors from both the block code and path metric, and generates error information. From the error information, the decoder decides whether block synchronization has been acquired or lost, and clears, decrements, or sets the frame count accordingly. If synchronized, the decoder outputs the block and its error information, and updates the path memory in preparation to decode the next block. Otherwise, the decoder prepares to reacquire block synchronization.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
High data rate interface apparatus and method
Jon James Anderson,Brian Steele,George Alan Wiley,Shashank Shekhar +3 more
- 10 Mar 2005
TL;DR: A data interface for transferring digital data between a host and a client over a communication path using packet structures linked together to form a communication protocol for communicating a pre-selected set of digital control and presentation data is presented in this paper.
241
Patent
Communication channel employing an ECC decoder enhanced by likely error events of a trellis sequence detector
Patrick J. Lee
- 28 Sep 2000
TL;DR: In this article, a trellis sequence detector is used for detecting an estimated data sequence from signal sample values, and a post processor detects and corrects an error event of the detector by remodulating the estimated data sequences into a sequence of expected sample values.
162
Patent
High data rate interface
Jon James Anderson,Brian Steele,George Alan Wiley,Shashank Shekhar +3 more
- 10 Sep 2004
TL;DR: In this article, a method for providing client supported features and capabilities to a host in a mobile display digital interface (MDDI) system is proposed, the method comprising the steps of adding at least one field to a client capability packet for the client supported feature and capabilities; providing values to each field of the at least 1 field unique to at least at least 2 clients in the client capability packets; and transmitting the client capabilities packet from the at most one client to the host as well as a corresponding apparatus.
119
Patent
Apparatus for use in equipment providing a digital radio link between a fixed and a mobile radio unit
Anthony Peter Hulbert,Robert Julian Stedman +1 more
- 22 Mar 1994
TL;DR: In this paper, the authors present an apparatus for providing a digital radio link between at least one fixed unit and at least two mobile units, where the apparatus comprises a small number of Rake fingers, one or more of which is assigned at any given to perform a searching operation.
117
Patent
A signal interface for higher data rates
Jon James Anderson,Brian Steele,George Alan Wiley,Shashank Shekhar +3 more
- 12 Aug 2004
TL;DR: In this paper, the authors propose a method for a host in a communication system to read from at least one client register in a client, the method comprising the steps of sending a first register access packet by the host to the client comprising a request to read the at least 1 client register and sending a reverse encapsulation packet by a host to send the register data from the client register.
107
References
Patent
Digital encoder-decoder
Daniel J. Coombes,Martin V. Seitz +1 more
- 07 Dec 1979
TL;DR: In this article, a digital encoding and decoding system suited for use in a mobile trunked dispatch communication system capable of error correction, error detection, and detection of loss of synchronization is presented.
83
Patent
Interleavers for digital communications
Elwyn R. Berlekamp,Po Tong +1 more
- 28 Jul 1983
TL;DR: In this paper, an improved method and apparatus for interleaving block codes exploits helical symmetry whereby correspondingly positioned code symbols of code words of length n interleaved to depth i, i 1.
78
Patent
Automatic frame synchronization recovery utilizing a sequential decoder
Kevin L. Kloker
- 07 Jan 1983
TL;DR: In this paper, a multi-phase sequential decoder decodes the received coded data, corrects transmission errors and automatically achieves frame synchronization from P selected phases of the received data by iteratively maximizing the code word metric in one decoding operation.
49
Patent
Communication system with concatenated coding error correction
Makoto Miyake,Toshiharu Kojima +1 more
- 02 Mar 1989
TL;DR: In the concatenated coding data compensation communication system, the coding and decoding are performed in a differential coder and a differential decoder, and the 2-channel output obtained after coding is parallel-to-serial converted and then subjected to synonym insertion before being transmitted.
45
Patent
Synchronization circuit for a Viterbi decoder
Yutaka Yasuda,Yasuo Hirata,Shuji Murakami,Katsuhiro Nakamura,Yukitsuna Furuya +4 more
- 06 Jul 1983
TL;DR: In this paper, a Viterbi decoder synchronization circuit comprises a phase shifter for introducing a variable amount of delay time to a received bit stream of convolutional codes in response to a control signal applied with respect to a word synchronization signal which is derived from the bit stream.
40
Related Papers (5)
Rajugopal R. Gubbi,Gregory H. Parks +1 more
- 12 Jul 2000
Baxter J. Garcia
- 30 Nov 1994
Masaaki Shimada,Norio Higashisaka +1 more
- 08 Apr 1996