Quantifying simulation output variability using confidence intervals and statistical process control
Amy J. Naylor
- 09 Dec 2001
- Vol. 2, pp 896-901
TL;DR: Two tools for output analysis are compared: confidence intervals and statistical process control for confidence intervals in simulation model results.
read more
Abstract: Two types of variability can occur in model output: variability between replications and variability within each replication. The objective of the model combined with the type of output variability determines which tool is more appropriate for output analysis. Many output analysis techniques are used to translate simulation model results into a format that answers the model objective. This paper compares two tools for output analysis: confidence intervals and statistical process control. Each tool quantifies a different type of variation from the model results. As such, statistical process control is applied beyond monitoring the consistency of run data. A supply chain example with one factory, multiple parts, and multiple distribution centers is used throughout the paper to illustrate these concepts.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
References
•Book
Understanding Statistical Process Control
Donald J. Wheeler,David Smith Chambers +1 more
- 01 Jan 1986
TL;DR: This internationally acclaimed textbook is widely used for teaching basic SPC, Data Analysis, and Continual
573
A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS
Jan Craninckx,Michiel Steyaert +1 more
TL;DR: In this article, a dual-modulus divide-by-128/129 prescaler was developed in a 0.7-/spl mu/m CMOS technology, which enables the limitation of the high-speed section of the precaler to only one divideby-two flipflop.
304
A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching
TL;DR: In this article, a 1.8 GHz self-calibrated phase-locked loop (PLL) was implemented in 0.35/spl mu/m CMOS technology, which operates as an edge-combining type fractional-N frequency synthesizer using multiphase clock signals from a ring-type voltage-controlled oscillator.
128
A 5.3-GHz programmable divider for HiPerLAN in 0.25-/spl mu/m CMOS
TL;DR: In this article, a 5.3 GHz low-voltage CMOS frequency divider whose modulus can be varied from 220 to 224 is presented, and programmability is achieved by switching between different output phases of a D-flip-flop (DFF).
102