Patent
Programmable interface for computer system peripheral circuit card
Stanley John Kopec,Yiu-Fai Chan,Robert F. Hartmann +2 more
- 06 Jul 1989
186
TL;DR: In this article, a programmable interface for a peripheral circuit card is provided, which can be customized by a user for a particular card design, instead of designing a custom interface chip, the designer can program one or more programmable logic devices on the interface chip to interface with whatever devices are on the peripheral circuit cards.
read more
Abstract: A programmable interface for a peripheral circuit card is provided. The card is intended for use with a particular computer bus architecture, and the interface can be customized by a user for a particular card design. Instead of designing a custom interface chip, the designer can program one or more programmable logic devices on the interface chip to interface with whatever devices are on the peripheral circuit card.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Intelligent Automated Assistant
Thomas R. Gruber,Adam Cheyer,Dag Kittlaus,Didier Rene Guzzoni,Christopher Dean Brigham,Richard Donald Giuli,Marcello Bastea-Forte,Harry J. Saddler +7 more
- 11 Jan 2011
TL;DR: In this article, an intelligent automated assistant system engages with the user in an integrated, conversational manner using natural language dialog, and invokes external services when appropriate to obtain information or perform various actions.
1.4K
Patent
Using context information to facilitate processing of commands in a virtual assistant
Thomas R. Gruber,Christopher Dean Brigham,Daniel S. Keen,Gregory Novick,Phipps Benjamin S +4 more
- 28 Sep 2012
TL;DR: In this article, a virtual assistant uses context information to supplement natural language or gestural input from a user, which helps to clarify the user's intent and reduce the number of candidate interpretations of user's input, and reduces the need for the user to provide excessive clarification input.
593
Patent
Integrated circuit I/O using a high performance bus interface
Michael Farmwald,Mark Horowitz +1 more
- 16 Apr 1991
TL;DR: In this article, the authors present a memory subsystem comprising at least two semiconductor devices (15, 16, 17), including at least one memory device connected to a bus (18), where the bus includes a plurality of bus lines for carrying substantially all address, data and control information needed by said memory devices, where the control information includes device-select information and the bus has substantially fewer bus lines than the number of bits in a single address.
552
Patent
Method and apparatus for building an intelligent automated assistant
Adam Cheyer,Didier Rene Guzzoni +1 more
- 08 Sep 2006
TL;DR: In this paper, a method for building an automated assistant includes interfacing a service-oriented architecture that includes a plurality of remote services to an active ontology, where the active ontologies includes at least one active processing element that models a domain.
389
Patent
Automatically adapting user interfaces for hands-free interaction
Thomas R. Gruber,Harry J. Saddler +1 more
- 30 Sep 2011
TL;DR: In this article, the authors present a method for automatically determining whether a digital assistant application has been separately invoked by a user without regard to whether a user has separately invoked the application.
367
References
Patent
Programmable logic array device using EPROM technology
Robert F. Hartmann,Sau-Ching Wong,Yiu-Fai Chan,Jung-Hsing Ou +3 more
- 03 May 1985
TL;DR: The programmable logic array (PLA) as discussed by the authors is a programmable AND array with a plurality of memory cells arranged in addressable rows (40-45) and columns (32-38) and can be individually programmed to contain logic data.
323
Patent
Programmable array logic circuit
John M. Birkner,Hua-Thye Chua +1 more
- 23 May 1977
TL;DR: In this article, the outputs from a field programmable AND gate array are connected, non-programmably, to specified OR gates for greater architectural and operational flexibility, registered outputs, internal feedback, input/output pin interchangeability, and means for allowing performance of arithmetical, as well as logic, operations, are provided.
187
Patent
Standard hardware-software interface for connecting any instrument which provides a digital output stream with any digital host computer
Robert Rothstein
- 28 Mar 1983
TL;DR: In this paper, the authors present a microprocessor-controlled interface for allowing any digital host computer to receive serial digital data from any instrument wherein (a) the time at which data from the instrument is to enter the host computer, and (b) the logical structure of the digital data entering a host computer are controlled by instructions from the computer to the microprocessor and wherein physical formatting incompatibilities between the host computers and the instrument and (c) the communicating of prohibited characters from the instruments to the computer and vice versa are avoided.
163
Patent
All digital IDMA dynamic channel allocated satellite communications system and method
Kap S. Kim,William R. H. Tisdale,Bruce S. Andrews,T. Randolph Nash,Kathleen J. Kolodgie,Steven S. Eiserike +5 more
- 30 Nov 1982
TL;DR: An all digital TDMA dynamic channel allocated satellite communications system and method provides a satellite communications network between geographically separated nodes as mentioned in this paper, the topology of the network is controlled by an on-line master node in accordance with user demands and operator commands received from the nodes in the network.
143
Patent
A computer memory for accessing any word-sized group of contiguous bits
Michael Alan Pogue,Morgan J. Dempsey,Shreyaunsh R. Shah,Leo C. Waible +3 more
- 15 Nov 1985
TL;DR: A memory for use in a digital data system stores n-bit words, and provides for accessing any group of n contiguous bits, regardless of whether aligned on an n-bits boundary as discussed by the authors.
141