Patent
Profiling execution of computer programs
Korbin S. Van Dyke,Paul H. Hohensee,David L. Reese,John S. Yates,T. R. Ramesh,Shalesh Thusoo,Gurjeet Singh Saund,Stephen C. Purcell,Niteen Aravind Patkar +8 more
- 16 Jun 1999
110
TL;DR: In this article, a method and a computer for performance of the method is presented, where the instruction pipeline is directed to record profile information describing the profileable events essentially concurrently with the occurrence of the profiles.
read more
Abstract: A method and a computer for performance of the method. While executing a program on a computer, profileable events occurring in the instruction pipeline are detected. The instruction pipeline is directed to record profile information describing the profileable events essentially concurrently with the occurrence of the profileable events. The detecting and recording occur under control of hardware of the computer without software intervention.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Secure execution of a computer program
Vladimir Kiriansky,Derek L. Bruening,Saman Amarasinghe +2 more
- 21 Sep 2009
TL;DR: In this article, an application-specific policy based on the permitted targets of all indirect transfers is created, and the policy is enforced such that the program is prohibited from executing indirect transfer instructions that do not target one of the allowed targets.
221
Patent
Performance monitoring based dynamic voltage and frequency scaling
Murthi Nanja
- 16 Dec 2003
TL;DR: Voltage and frequency scaling techniques that are based upon monitored data are provided in this article, which may be used to better manage the power and energy consumption of a processor in an embedded system, such as a cellular telephone, personal data assistant, smart device, or the like.
216
Patent
Apparatus for executing programs for a first computer architechture on a computer of a second architechture
John S. Yates,Matthew F. Storch,Sandeep Nijhawan,Dale R. Jurich,Korbin S. Van Dyke +4 more
- 25 Sep 2007
TL;DR: In this paper, the authors propose a set of entry exceptions, called entry exception, exit exception, entry handler, and resumption exception, which are cooperatively designed to maintain an association between a thread and an extended context of the thread through context change induced by the operating system.
168
Patent
Apparatus and method for dynamic instrumenting of code to minimize system perturbation
Robert Tod Dimpsey,Frank Eliot Levine,Robert John Urquhart +2 more
- 13 Feb 2003
TL;DR: In this article, an apparatus and method are provided for the dynamic instrumentation of code to minimize system perturbation during tracing of the execution of the code, i.e., an event hook is inserted, to cause control to be passed to a handler that determines a caller of the hot spot method.
167
Patent
Profiling using a user-level control mechanism
Chris J. Newburn,Hong Wang,Xiang Zou,Robert P. Knight,Anton Chernoff,Robert Geva +5 more
- 02 Oct 2006
TL;DR: In this paper, the authors present a system that includes an optimization unit to optimize a code segment, and a profiler coupled to the optimization unit, which is used to request programming of a channel with a scenario for collection of profile data during execution of the code segment.
138
References
Patent
Automated processor generation system for designing a configurable processor and method for the same
Earl A. Killian,Ricardo E. Gonzalez,Ashish B. Dixit,Monica S. Lam,Walter D. Lichtenstein,Christopher Rowen,John C. Ruttenberg,Robert P. Wilson,Albert Wang,Dror E. Maydan +9 more
- 15 Feb 2001
TL;DR: In this article, an automated processor design tool uses a description of customized processor instruction set extensions in a standardized language to develop a configurable definition of a target instruction set, a Hardware Description Language description of circuitry necessary to implement the instruction set and development tools such as a compiler, assembler, debugger and simulator which can be used to develop applications for the processor and to verify it.
551
Patent
Dynamic optimizing object code translator for architecture emulation and dynamic optimizing object code translation method
Richard Lethin,Joseph A. Bank,Charles D. Garrett,Mikayo Wada,Sakurai Mitsuo +4 more
- 21 Oct 1998
TL;DR: In this paper, an optimizing object code translation system and method perform dynamic compilation and translation of a target object code on a source operating system while performing optimization, which is dynamically executed in real time.
463
Patent
Dynamic classification of sections of software
Galen C. Hunt
- 07 Dec 2001
TL;DR: In this article, a profile-based optimization system is used to optimize management of the sections of software during later execution, by matching the usage background to a usage profile in the set of usage profiles.
356
Dataflow machine architecture
TL;DR: It appears that the overhead due to fine-grain parallelism can be made acceptable by sophisticated compiling and employing special hardware for the storage of data structures, and some of the objections raised against the dataflow approach are discussed.
349
ProfileMe: hardware support for instruction-level profiling on out-of-order processors
Jeffrey Dean,James W. Hicks,Carl A. Waldspurger,William E. Weihl,George Z. Chrysos +4 more
- 01 Dec 1997
TL;DR: An inexpensive hardware implementation of ProfileMe is described, a variety of software techniques to extract useful profile information from the hardware are outlined, and several ways in which this information can provide valuable feedback for programmers and optimizers are explained.