Proceedings Article10.1145/288548.289073
Power invariant vector sequence compaction
Ali Pinar,C. L. Liu +1 more
- 01 Nov 1998
- pp 473-476
TL;DR: This work proposes a novel method to compact a given input vector sequence to improve on the existing techniques, and proposes a graph model to transform the problem to the problem of finding a heaviest weighted trail in a directed graph.
read more
Abstract: Simulation-based power estimation is commonly used for its high accuracy, despite excessive computation times. Techniques have been proposed to speed it up by transforming a given sequence into a shorter one while preserving the power consumption characteristics of the original sequence. This work proposes a novel method to compact a given input vector sequence to improve on the existing techniques. We propose a graph model to transform the problem to the problem of finding a heaviest weighted trail in a directed graph. We also propose a heuristic based on min-cost flow algorithms, using the graph model. Furthermore, we show that generating multiple input sequences yields better solutions in terms of both accuracy and simulation time. Experiments showed that significant reduction in simulation times can be achieved with extremely accurate results. Experiments also showed that the generation of multiple sequences improved the results further both in terms of accuracy and simulation time.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Vector compaction for power estimation with grouping and consecutive sampling techniques
Chih-Yang Hsu,Wen-Zen Shen +1 more
- 07 Aug 2002
TL;DR: A high efficiency and high accuracy power estimation method for CMOS combinational circuits with grouping and consecutive sampling techniques and results demonstrate that the compaction ratios are 1,250(min) and 154 (min) with power estimation errors.
7
A tableless approach for high-level power modeling using neural networks
TL;DR: A tableless power model for complex circuits that uses neural networks to learn the relationship between power dissipation and input/ output signal statistics and the accuracy and efficiency of this approach has been shown.
6
A pattern compaction technique for power estimation based on power sensitivity information
Chih-Yang Hsu,Chaur-Wen Wei,Wen-Zen Shen +2 more
- 06 May 2001
TL;DR: A large sequence of input patterns were compacted into a much smaller ones, which also preserved the statistical properties of the original sequence and the experimental results showed the compaction method achieved high compaction ratio within reasonable loss in the accuracy for average power estimation.
3
A trace compression algorithm targeting power estimation of long benchmarks
Andrey Ayupov,Steven M. Burns +1 more
- 07 Nov 2011
TL;DR: This paper presents an algorithm for compressing long traces generated using RTL or other fast simulation that leads to significant runtime improvement, especially when the traces are reused over multiple power analysis runs.
1
Compacting sequences with invariant transition frequencies
Ali Pinar,C. L. Liu +1 more
TL;DR: A novel method to compact a sequence that preserves transition frequencies is proposed, which proves the problem is NP-complete, and proposes a graph model to reduce it to that of finding a heaviest-weighted trail, and a heuristic utilizing this model.
1
References
•Book
Introduction to Algorithms
Thomas H. Cormen,Charles E. Leiserson,Ronald L. Rivest +2 more
- 01 Jan 1990
TL;DR: The updated new edition of the classic Introduction to Algorithms is intended primarily for use in undergraduate or graduate courses in algorithms or data structures and presents a rich variety of algorithms and covers them in considerable depth while making their design and analysis accessible to all levels of readers.
24.8K
A survey of power estimation techniques in VLSI circuits
TL;DR: A review of the power estimation techniques that have recently been proposed for very large scale integrated (VLSI) circuits is presented.
719
An Efficient Implementation of a Scaling Minimum-Cost Flow Algorithm
TL;DR: This work studies practical implementations of the scaling push-relabel method and develops heuristics which improve real-life performance of the method and may apply to other network algorithms.
410
Improving the efficiency of power simulators by input vector compaction
Chi-Ying Tsui,Radu Marculescu,Diana Marculescu,Massoud Pedram +3 more
- 01 Jun 1996
TL;DR: This work proposes an input vector compaction technique that preserves the statistical properties of the original sequence and shows that a compaction ratio of 100X is achieved with less than 2% average error in the power estimates.
Stochastic sequential machine synthesis targeting constrained sequence generation
Diana Marculescu,Radu Marculescu,Massoud Pedram +2 more
- 01 Jun 1996
TL;DR: Based on Moore-type machines, a general procedure for SSM synthesis is revealed and a new framework for sequence characterization is built to match designer's needs for sequence generation or compaction.