Open AccessProceedings Article10.1109/FPL.2008.4629986

Polymorphic wavelet architectures using reconfigurable hardware

- 23 Sep 2008

- pp 471-474

TL;DR: A Polymorphic Architecture for the Discrete Wavelet Transform (Poly-DWT) is introduced as a building block of reconfigurable systems to address the dynamic throughput demands of real-time scalable multimedia processing systems.

Abstract: Traditional microprocessor-based solutions are insufficient to serve the dynamic throughput demands of real-time scalable multimedia processing systems. This paper introduces a Polymorphic Architecture for the Discrete Wavelet Transform (Poly-DWT) as a building block of reconfigurable systems to address these needs. We illustrate how our Poly-DWT architecture can dynamically make resource allocation decisions according to application requirements. We perform a quantitative analysis of our Poly-DWT architecture using an FPGA prototype, and compare our filters to existing approaches to illustrate the area and performance benefits inherent in our approachrdquo.

AI Agents for this Paper

Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps

Most frequently asked questions

1. What have the authors contributed in "Polymorphic wavelet architectures using reconfigurable hardware" ?

This paper introduces a Polymorphic Architecture for the Discrete Wavelet Transform ( Poly-DWT ) as a building block of reconfigurable systems to address these needs.. The authors perform a quantitative analysis of their Poly-DWT architecture using an FPGA prototype, and compare their filters to existing approaches to illustrate the area and performance benefits inherent in their approach. ”. The authors illustrate how their PolyDWT architecture can dynamically make resource allocation decisions according to application requirements.

2. What are the future works mentioned in the paper "Polymorphic wavelet architectures using reconfigurable hardware" ?

The future work includes adding new dimensions of parallelism to the architecture including bit width variations and memory access.

Fig. 3. An example of folded implementation of Poly-DWT filter architecture

Fig. 2. An example of Poly-DWT filter architecture

Table 1. Analysis and Synthesis Filter Coefficients

Table 3. FPGA resource utilization comparison (BM = Block Multipliers, LS = Logic Slices)

Fig. 1. Conceptual Overview of the Polymorphic Wavelet Architecture

Citations

•Journal Article•10.1504/IJIIDS.2011.038968

Versatile question answering systems: seeing in synthesis

Sparsh Mittal, +1 more

- 01 Mar 2011

- International Journal of Intelligent Inf...

TL;DR: This paper reviews state-of-art QA systems which provide enhanced and versatile functionality at various levels in their architecture and introduces and defines basic design parameters for any QA system.

...read moreread less

Journal Article•10.1145/2146417.2146423

Poly-DWT: Polymorphic wavelet hardware support for dynamic image compression

Amit Pande, +1 more

- 05 Apr 2012

- ACM Transactions in Embedded Computing S...

TL;DR: A filter switching architecture that allows for dynamic switching between 5/3 and 9/7 wavelet filters and leads to a more power efficient design and a multiplier-free design with a low adder requirement demonstrates the potential of Poly-DWT for embedded systems.

...read moreread less

Proceedings Article•10.1109/PESMG.2013.6672115

Parallelizing power system contingency analysis using D programming language

Siddhartha Kumar Khaitan, +1 more

- 21 Jul 2013

TL;DR: An approach for parallelization and load balancing of contingency analysis (CA) in power systems using D programming language is presented and it is confirmed that this approach outperforms a conventional scheduling technique and also offers large computational savings over serial execution.

...read moreread less

•Dissertation•10.31274/ETD-180810-820

Algorithms and Architectures for Secure Embedded Multimedia Systems

Amit Pande

- 01 Jan 2010

TL;DR: The goals of this dissertation research are to develop novel algorithms for joint video compression and encryption that ensure a considerable level of security for low -power embedded systems such as portable video players and surveillance cameras.

...read moreread less

Super Scalar Architecture for Multimedia Hardware Encryption Using DWT

G. S. Syamala Rao, +3 more

- 01 Jan 2011

TL;DR: This paper introduces a zero-overhead encryption and authentication scheme for real-time embedded multimedia systems using the parameterized construction of the Discrete Wavelet Transform (DWT) compression block to introduce an free parameter in the design.

...read moreread less

References

Journal Article•10.1109/78.258085

Embedded image coding using zerotrees of wavelet coefficients

J.M. Shapiro

- 01 Dec 1993

- IEEE Transactions on Signal Processing

TL;DR: The embedded zerotree wavelet algorithm (EZW) is a simple, yet remarkably effective, image compression algorithm, having the property that the bits in the bit stream are generated in order of importance, yielding a fully embedded code.

...read moreread less

5.7K

Journal Article•10.1109/30.920468

The JPEG2000 still image coding system: an overview

Charilaos Christopoulos, +2 more

- 01 Nov 2000

- IEEE Transactions on Consumer Electronic...

TL;DR: It is interesting to note that JPEG2000 is being designed to address the requirements of a diversity of applications, e.g. Internet, color facsimile, printing, scanning, digital photography, remote sensing, mobile applications, medical imagery, digital library and E-commerce.

...read moreread less

1.6K

•Journal Article•10.1109/TSP.2004.823509

Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform

Chao-Tsung Huang, +2 more

- 01 Apr 2004

- IEEE Transactions on Signal Processing

TL;DR: An efficient very large scale integration (VLSI) architecture, called flipping structure, is proposed for the lifting-based discrete wavelet transform that can provide a variety of hardware implementations to improve and possibly minimize the critical path as well as the memory requirement by flipping conventional lifting structures.

...read moreread less

242

•Proceedings Article•10.1109/APCCAS.2002.1114975

Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform

Chao-Tsung Huang, +2 more

- 28 Oct 2002

TL;DR: An efficient VLSI architecture is proposed to provide a variety of hardware implementations for improving and possibly minimizing the critical path and memory requirements of lifting-based discrete wavelet transforms by flipping conventional lifting structures.

...read moreread less

Journal Article•10.1109/TCSII.2005.843496

A comparison of hardware implementations of the biorthogonal 9/7 DWT: convolution versus lifting

K.A. Kotteri, +3 more

- 05 Jul 2005

- IEEE Transactions on Circuits and System...

TL;DR: This work compares filter banks with an alternative polyphase structure for calculating the DWT-the lifting method, and looks at the traditional lifting structure and a recently proposed "flipping" structure for implementing lifting.

...read moreread less

Polymorphic wavelet architectures using reconfigurable hardware

Chat with Paper

AI Agents for this Paper

Most frequently asked questions

1. What have the authors contributed in "Polymorphic wavelet architectures using reconfigurable hardware" ?

2. What are the future works mentioned in the paper "Polymorphic wavelet architectures using reconfigurable hardware" ?

Figures

Citations

Versatile question answering systems: seeing in synthesis

Poly-DWT: Polymorphic wavelet hardware support for dynamic image compression

Parallelizing power system contingency analysis using D programming language

Algorithms and Architectures for Secure Embedded Multimedia Systems

Super Scalar Architecture for Multimedia Hardware Encryption Using DWT

References

Embedded image coding using zerotrees of wavelet coefficients

The JPEG2000 still image coding system: an overview

Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform

Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform

A comparison of hardware implementations of the biorthogonal 9/7 DWT: convolution versus lifting

Related Papers (5)

Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware

Requirements for Programming Modern FPGA Platforms

Hardware Considerations for Tensor Implementation and Analysis Using the Field Programmable Gate Array

Hardware/software co-synthesis of dynamically reconfigurable embedded systems

DASH: Design Automation for Synthesis and Hardware Generation for CNN