Patent
Pin-sharing system
Yu-Lun Cheng,Chung-hung Tsai +1 more
- 24 Feb 2005
4
TL;DR: In this article, a pin sharing system for sharing with a peripheral device one of a plurality of pins configured between an ATA device and an I/O device is described, where the ATA controller is used for receiving a signal, transmitted via the pins, from the peripheral device and for detecting the status of the shared pin to generate a status signal.
read more
Abstract: The present invention discloses a pin sharing system for sharing with a peripheral device one of a plurality of pins configured between an ATA device and an I/O device. The system includes a peripheral controller, an ATA controller, and an I/O controller. The peripheral controller is used for receiving a pin request signal for the peripheral device and for generating a priority signal by sorting a plurality of modules of the peripheral device according to a sorting rule. The ATA controller is used for receiving a signal, transmitted via the pins, from the ATA device and for detecting the status of the shared pin to generate an ATA status signal. According to the ATA status signal, the pin request signal, and the priority signal, the I/O controller controls an available time of the shared pin used by the peripheral device.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
System and method for controlling memory operations
Bryan Cope
- 09 Feb 2007
TL;DR: In this article, a system and method for controlling memory operations is described, which includes a memory controller that can request control of a contact that is shared between a first memory device and a second memory device.
21
Patent
System and method for sharing reset and background communication on a single mcu pin
James M. Sibigtroth,Dionicio Garcia +1 more
- 16 Jun 2006
TL;DR: In this paper, a data processing system (610) is provided to share a common pin (604) between two circuits (614, 750) in a microcontroller unit (MCU).
3
Patent
Multiplexing pin control circuit for computer system
Hai-Yi Ji
- 22 Feb 2011
TL;DR: In this article, a control module switches on or switches off an electrical connection of the multiplexing pin with an external circuit, thereby avoiding an interference with a level voltage of the pin during initialization and reset period and further ensuring the multiple-xing function of the Pin during a normal operation period.
1
Patent
Method and apparatus for utilizing device access idle time for input sensing
Liron Ain-Kedem,Nir Leshem +1 more
- 23 May 2008
TL;DR: In this paper, the authors describe a circuit capable of reading an input from a device on one pin of an integrated circuit package during one time period and either writing data to another device or reading from the other device through the same pin during another time period.
References
Patent
Method and apparatus for maintaining one or more queues of elements such as commands using one or more token queues
David J. Harriman
- 13 Jun 1997
TL;DR: In this article, a method and apparatus for queuing commands is described, which utilizes one or more token queues and a storage block to avoid maintaining multiple separate queues and/or to facilitate reordering of queued elements.
92
Patent
Arrangement and method of arbitration for a resource with shared user request signals and dynamic priority assignment
Kaushik L. Popat
- 23 Dec 1994
TL;DR: In this paper, a time multiplexed format for arbitration among users for a resource has been proposed, with each user keeping track of which user's turn it is to request use of the resource.
90
Patent
Data transfer control apparatus and method
William Pohlman,Andrew M. Volk +1 more
- 24 Nov 1976
TL;DR: In this article, an improved data transfer apparatus and method is fabricated by multiplexing at least a portion of the address of the peripherals on the data bus and adopting identical control timing for the read and write cycles, setting up address and data information early within a cycle and synchronizing the output of such information on the output busses coupled to the peripheral.
57
Patent
Virtual multi-port RAM
Barbara A. Chappell,Terry I. Chappell,Mahmut Kemal Ebcioglu,Stanley E. Schuster +3 more
- 07 Jun 1991
TL;DR: In this paper, a virtual multi-port RAM (VMPRAM) structure has automatic port sequencing and single-port array density and speed, which employs input-triggered, self-resetting macros in a pipelined architecture to provide multiple self-timed on-chip cycles during one machine cycle.
57
Patent
System and method for efficient data mirroring in a pair of storage devices
Chia Y. Wu,Whay S. Lee,Nisha Talagala +2 more
- 04 Dec 2000
TL;DR: In this article, the first and second devices may be configured via the mirroring logic such that they can be selected simultaneously, and the first device can carry out a subsequently issued command substantially simultaneously.
48
Related Papers (5)
Wenqi Xu,Renhe Gan,Jiazhou Cai +2 more
- 04 Mar 2009
Namikawa Hiroshi
- 17 Jan 2008
Kyu-Rak Choi,Sang-Ah Moon +1 more
- 24 Jan 2008