Patent
Phase interpolator device and method
Aaron Buchwald,Myles Wakayama,Michael Le,Jurgen van Engelen,Xicheng Jiang,Hui Wang,Howard Baumer,Avanindra Madisetti +7 more
- 28 May 2004
142
TL;DR: In this article, a high-speed serial data transceiver includes multiple receivers and transmitters for receiving and transmitting multiple analog, serial data signals at multi-gigabit-per-second data rates.
read more
Abstract: A high-speed serial data transceiver includes multiple receivers and transmitters for receiving and transmitting multiple analog, serial data signals at multi-gigabit-per-second data rates Each receiver includes a timing recovery system for tracking a phase and a frequency of the serial data signal associated with the receiver The timing recovery system includes a phase interpolator responsive to phase control signals and a set of reference signals having different predetermined phases The phase interpolator derives a sampling signal, having an interpolated phase, to sample the serial data signal The timing recovery system in each receiver independently phase-aligns and frequency synchronizes the sampling signal to the serial data signal associated with the receiver A receiver can include multiple paths for sampling a received, serial data signal in accordance with multiple time-staggered sampling signals, each having an interpolated phase
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost
Alistair D. Black,Kurt Chan +1 more
- 21 Jan 2003
TL;DR: In this article, a switch, switched architecture and process for transferring data through an FCAL switch is disclosed, which uses multiple switch control circuits each coupled to one FCAL network and all connected to a crossbar switch.
301
Patent
Methods and systems for dsp-based receivers
Oscar E. Agazzi,Venugopal Gopinathan +1 more
- 01 Mar 2002
TL;DR: In this paper, an analog-to-digital converter (ADC) and/or a digital signal processor (DSP) are implemented with parallel paths that operate at lower rates than the received data signal.
112
Patent
Orthogonal differential vector signaling
Harm Cronie,Amin Shokrollahi +1 more
- 20 May 2010
TL;DR: Using a transformation based at least in part on a non-simple orthogonal or unitary matrix, data may be transmitted over a data bus in a manner that is resilient to one or more types of signal noise, that does not require a common reference at the transmission and acquisition points, and/or that has a pin-efficiency that is greater than 50%.
101
Patent
Methods and systems for digitally processing optical data signals
Oscar E. Agazzi,Venugopal Gopinathan +1 more
- 23 Jul 2001
TL;DR: In this article, the authors present a single-path parallel receiver with an ADC and/or a DSP with parallel paths that operate at lower rates than the received data signal.
100
Patent
Device management in a network
Vivek Kapadekar,Bindu Rama Rao +1 more
- 06 Jun 2007
TL;DR: In this paper, the authors present a system for the management of a plurality of electronic devices and processing of update information for updating software and/or firmware in the electronic devices, and authorization to update an electronic device may be secured using a subscriber identity module.
86
References
The viterbi algorithm
Jr. G.D. Forney
- 01 Mar 1973
TL;DR: This paper gives a tutorial exposition of the Viterbi algorithm and of how it is implemented and analyzed, and increasing use of the algorithm in a widening variety of areas is foreseen.
6.5K
Multicarrier modulation for data transmission: an idea whose time has come
TL;DR: The general technique of parallel transmission on many carriers, called multicarrier modulation (MCM), is explained, and the performance that can be achieved on an undistorted channel and algorithms for achieving that performance are discussed.
4.1K
Time interleaved converter arrays
W.C. Black,David A. Hodges +1 more
- 01 Dec 1980
TL;DR: In this article, a number of small but area efficient converters are operated in a time-interleaved fashion to achieve the bandwidth of a flash circuit, but in a substantially smaller area.
908
Receiver design for digital fiber optic communication systems, II
TL;DR: In this article, it is shown that a proper front-end design incorporates a high-impedance preamplifier which tends to integrate the detector output, and this must be followed by proper equalization in the later stages of the linear channel.
716
A semidigital dual delay-locked loop
TL;DR: A dual delay-locked loop architecture which achieves low jitter, unlimited (modulo 2/spl pi/) phase shift, and large operating range, and the design of an experimental prototype in 0.8-/spl mu/m CMOS technology is described.
Related Papers (5)
William P. Evans,Eric H. Naviasky +1 more
- 11 Jun 2009
William R. Bandy,Wayne E. Shanks +1 more
- 12 Feb 2002
Frederick A. Ware,Carl W. Werner,Ian Shaeffer +2 more
- 14 Apr 2008
Darius D. Gaskins,James R. Lundberg +1 more
- 13 Nov 1996