Journal Article10.1109/43.552082
Perturb and simplify: multilevel Boolean network optimizer
143
TL;DR: This paper presents logic optimization techniques for multilevel combinational networks which apply a sequence of perturbations which result in simplification of the circuit through wires/gates addition and removal which are guided by the ATPG based reasoning.
read more
Abstract: In this paper, we present logic optimization techniques for multilevel combinational networks. Our techniques apply a sequence of perturbations which result in simplification of the circuit. The perturbation and simplification is achieved through wires/gates addition and removal which are guided by the Automatic Test Pattern Generation (ATPG) based reasoning. The main operations of our approaches are incremental transformations of the circuit (such as adding wires/gates and changing gate's functionality) to remove some particular wire, At each iteration, a summary information of such wires/gates addition and removal is precomputed first. Then, a transformation is chosen to remove several wires at once. We have performed experiments on MCNC benchmarks and compared the results to those of misII and RAMBO. Experimental results are very encouraging.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Hot topic: physical-layer network coding
Shengli Zhang,Soung Chang Liew,Patrick P. Lam +2 more
- 29 Sep 2006
TL;DR: This paper proposes a physical-layer network coding (PNC) scheme to coordinate transmissions among nodes that makes use of the additive nature of simultaneously arriving electromagnetic (EM) waves for equivalent coding operation and demonstrates its potential for boosting network capacity.
2K
•Book
IEEE transactions on computer-aided design of integrated circuits and systems : a publication of the IEEE Circuits and Systems Society
Ieee Circuits
- 01 Jan 1982
TL;DR: Manuscripts focusing on methods, algorithms, and human-machine interfaces for physical and logical design of integrated-circuit and systems designs of all complexities and practical applications of aids resulting in producible analog, digital, optical, or microwave integrated circuits are emphasized.
730
Majority-Inverter Graph: A New Paradigm for Logic Optimization
TL;DR: This paper proposes a paradigm shift in representing and optimizing logic by using only majority (MAJ) and inversion (INV) functions as basic operations, and develops powerful Boolean methods exploiting global properties of MIGs, such as bit-error masking.
Logic Synthesis for Engineering Change
Chih-Chang Lin,Kuang-Chien Chen,Shih-Chieh Chang,Malgorzata Marek-Sadowska,Kwang-Ting Cheng +4 more
- 01 Jan 1995
TL;DR: Given a synthesized network, the algorithm modifies it minimally to realize a new specification to ensure a large part of engineering effort can be preserved.
89
Circuit optimization by rewiring
TL;DR: This work presents a very efficient optimization method suitable for multi-level combinational circuits based on incremental restructuring of a circuit through a sequence of additions and removals of redundant wires to eliminate unnecessary wire redundancy checking.
77
References
•Book
Digital Systems Testing and Testable Design
Miron Abramovici,M.A. Breuer,Arthur D. Friedman +2 more
- 01 Jan 1990
TL;DR: The new edition of Breuer-Friedman's Diagnosis and Reliable Design ofDigital Systems offers comprehensive and state-ofthe-art treatment of both testing and testable design.
2.9K
•Book
IEEE transactions on computer-aided design of integrated circuits and systems : a publication of the IEEE Circuits and Systems Society
Ieee Circuits
- 01 Jan 1982
TL;DR: Manuscripts focusing on methods, algorithms, and human-machine interfaces for physical and logical design of integrated-circuit and systems designs of all complexities and practical applications of aids resulting in producible analog, digital, optical, or microwave integrated circuits are emphasized.
730
The high-level synthesis of digital systems
Michael C. McFarland,Alice C. Parker,Raul Camposano +2 more
- 01 Feb 1990
TL;DR: It is shown how the high-level synthesis task can be decomposed into a number of distinct but not independent subtasks.
663
Fast prototyping of datapath-intensive architectures
TL;DR: The discussion covers behavioral specification, module selection, exploring the design space, transformations, scheduling and assignment, and hardware mapping of Hyper, a synthesis environment for real-time systems with datapath-intensive architectures.
294
A systematic approach for design of digit-serial signal processing architectures
TL;DR: In this article, a systematic unfolding transformation technique for transforming bit-serial architectures into equivalent digit-serial ones is presented, where the novel feature of the unfolding technique lies in the generation of functionally correct control circuits in the digit serial architectures.
194
Related Papers (5)
Shih-Chieh Chang,Malgorzata Marek-Sadowska +1 more
- 06 Nov 1994
Kwang-Ting Cheng,Luis Entrena +1 more
- 22 Feb 1993