Patent
Performance monitoring based dynamic voltage and frequency scaling
Murthi Nanja
- 16 Dec 2003
216
TL;DR: Voltage and frequency scaling techniques that are based upon monitored data are provided in this article, which may be used to better manage the power and energy consumption of a processor in an embedded system, such as a cellular telephone, personal data assistant, smart device, or the like.
read more
Abstract: Voltage and frequency scaling techniques that are based upon monitored data are provided. The techniques may be used to better manage the power and energy consumption of a processor in an embedded system, such as a cellular telephone, personal data assistant, smart device, or the like. The techniques may be used with processors that offer a performance monitoring capability. The performance monitor may monitor thread-level utilization at runtime. Instructions per cycle and memory references per cycle are example metrics that may be monitored by the performance monitor. The voltage and frequency scaling techniques may adjust the operating voltage and operating frequency of the processor based on the values of these two metrics. For example, the techniques may include accessing a voltage and frequency scheduler lookup table. The techniques may be employed with non-embedded systems, as well, embedded systems.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Improved multi-threading processors, integrated circuit devices, systems, and processes of operation and manufacture
Thang Tran
- 30 Aug 2006
TL;DR: A multi-threaded microprocessor (1105) for processing instructions in threads is described in this article, which includes first and second decode pipelines (17300, 17301), first andsecond execute pipelines ( 1740, 1750), and coupling circuitry (1916) operable in a first mode to couple first and two threads from the first and first decode pipelines, respectively, to the first or second execute pipelines.
188
Patent
Operating point management in multi-core architectures
Efraim Rotem,Oren Lamdan,Alon Naveh +2 more
- 29 Dec 2010
TL;DR: In this paper, a processor comprises a plurality of processor cores to operate at variable performance levels, such that one of the processor cores may operate at one time at a performance level different from another one at a different performance level at which another processor core can operate at the same time.
185
Patent
Providing per core voltage and frequency control
Pankaj Kumar,Hang T. Nguyen,Christopher L. Houghton,David Biermann +3 more
- 21 Sep 2011
TL;DR: In this article, a processor having a plurality of cores and a control logic to control provision of a voltage/frequency to a first core of the plurality of core independently of provisioning a voltage or frequency to at least a second core of at least one other core.
183
Patent
Predicting Future Power Level States For Processor Cores
Justin J. Song,Qian Diao +1 more
- 10 Dec 2007
TL;DR: In this paper, power state change information from a plurality of cores of a processor is sent to a predictor at a periodic interval and generated a prediction to indicate a predicted operation level of the cores during a next operating period.
170
Patent
Method and apparatus for dynamic voltage and frequency scaling
Chunling Hu,Jack Liu +1 more
- 16 Feb 2007
TL;DR: In this paper, a machine learning technique is used to improve dynamic prediction of processor utilization for multi-threaded user-level applications in a dynamic run-time environment based on processor utilization history.
170
References
JCOD: A Lightweight Modular Compilation Technology for Embedded Java
Bertrand Delsart,Vania Joloboff,Eric Paire +2 more
- 07 Oct 2002
TL;DR: This paper has designed a distributed technology to efficiently detect "hot spots" of the application and compile them out of the appliance, on a network compile server that uses a lot of code size optimizations.
19
Mobile processors begin to grow up
TL;DR: As the chips have improved, the mobile-processor marketplace has begun to change, and Vendors have been developing faster mobile processors, with smaller feature sizes and optimized designs.
18
Patent
Method and system for instruction-set architecture simulation using just in time compilation
Achim Nohl,Gunnar Braun,Andreas Hoffmann,Oliver Schliebusch,Rainer Leupers,Heinrich Myer +5 more
- 03 Dec 2002
TL;DR: In this article, the authors combine compiled and interpretive techniques into a just-in-time cached compiled technique for simulating a program, and the compiled data is returned to a simulator that is executing the program simulation.
16
Energy-aware compilation and execution in Java-enabled mobile devices
Guilin Chen,Byung-Tae Kang,Mahmut Kandemir,N. Vijaykrishnan,Mary Jane Irwin,Rajarathnam Chandramouli +5 more
- 22 Apr 2003
TL;DR: This work extends client-server collaboration further by offloading some of the computations normally performed by the mobile client to the resource-rich server in order to conserve energy consumed by the client in a wireless Java environment.
15
Patent
Power and/or energy optimized compile/execution
Joel Munter,Murthi Nania,Zhiguo Gao,Jin Xu +3 more
- 17 Mar 2004
TL;DR: A compiler with power and/or energy optimization, a complementary runtime manager, and system having the compiler and or the runtime manager are described in this paper, where the compiler is described as a set of instructions.
14