Patent
Performance monitoring based dynamic voltage and frequency scaling
Murthi Nanja
- 16 Dec 2003
216
TL;DR: Voltage and frequency scaling techniques that are based upon monitored data are provided in this article, which may be used to better manage the power and energy consumption of a processor in an embedded system, such as a cellular telephone, personal data assistant, smart device, or the like.
read more
Abstract: Voltage and frequency scaling techniques that are based upon monitored data are provided. The techniques may be used to better manage the power and energy consumption of a processor in an embedded system, such as a cellular telephone, personal data assistant, smart device, or the like. The techniques may be used with processors that offer a performance monitoring capability. The performance monitor may monitor thread-level utilization at runtime. Instructions per cycle and memory references per cycle are example metrics that may be monitored by the performance monitor. The voltage and frequency scaling techniques may adjust the operating voltage and operating frequency of the processor based on the values of these two metrics. For example, the techniques may include accessing a voltage and frequency scheduler lookup table. The techniques may be employed with non-embedded systems, as well, embedded systems.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Improved multi-threading processors, integrated circuit devices, systems, and processes of operation and manufacture
Thang Tran
- 30 Aug 2006
TL;DR: A multi-threaded microprocessor (1105) for processing instructions in threads is described in this article, which includes first and second decode pipelines (17300, 17301), first andsecond execute pipelines ( 1740, 1750), and coupling circuitry (1916) operable in a first mode to couple first and two threads from the first and first decode pipelines, respectively, to the first or second execute pipelines.
188
Patent
Operating point management in multi-core architectures
Efraim Rotem,Oren Lamdan,Alon Naveh +2 more
- 29 Dec 2010
TL;DR: In this paper, a processor comprises a plurality of processor cores to operate at variable performance levels, such that one of the processor cores may operate at one time at a performance level different from another one at a different performance level at which another processor core can operate at the same time.
185
Patent
Providing per core voltage and frequency control
Pankaj Kumar,Hang T. Nguyen,Christopher L. Houghton,David Biermann +3 more
- 21 Sep 2011
TL;DR: In this article, a processor having a plurality of cores and a control logic to control provision of a voltage/frequency to a first core of the plurality of core independently of provisioning a voltage or frequency to at least a second core of at least one other core.
183
Patent
Predicting Future Power Level States For Processor Cores
Justin J. Song,Qian Diao +1 more
- 10 Dec 2007
TL;DR: In this paper, power state change information from a plurality of cores of a processor is sent to a predictor at a periodic interval and generated a prediction to indicate a predicted operation level of the cores during a next operating period.
170
Patent
Method and apparatus for dynamic voltage and frequency scaling
Chunling Hu,Jack Liu +1 more
- 16 Feb 2007
TL;DR: In this paper, a machine learning technique is used to improve dynamic prediction of processor utilization for multi-threaded user-level applications in a dynamic run-time environment based on processor utilization history.
170
References
Patent
Persistent cache apparatus and methods
Murthi Nanja,Randall M. Gilbert Hall +1 more
- 05 Dec 2003
TL;DR: In this paper, the authors present an apparatus and method for caching machine code in a just-in-time compiler and a method for compiling the intermediate language code to generate machine code.
29
Patent
Application execution profiling in conjunction with a virtual machine
Gerard Chauvel,Dominique D'Inverno,Serge Lasserre,Gilbert Cabillic,Jean-Philippe Lesot,Michel Banatre,Frederic Parain,Jean-Paul Routeau +7 more
- 29 Jan 2002
TL;DR: In this article, a profiling system independently creates application profiles (10) that indicate the number of executions of each operation in the application and virtual machine profiles (14) which indicate the time/energy consumed by each operation on a particular hardware platform.
28
Patent
Methods and apparatus for dynamic best fit compilation of mixed mode instructions
Murthi Nanja,Zhiguo Gao,Joel Munter,Jin Xu +3 more
- 10 Sep 2003
TL;DR: In this paper, a method for dynamic best fit compilation of mixed mode instructions is presented, which includes receiving a non-native software instruction at a device, generating a first native software instruction from a first instruction set based on the nonnative instruction, executing the first native code instruction at the device, and then generating a second code instruction from the second instruction set.
20
Patent
Power management of computer peripheral devices which determines non-usage of a device through usage detection of other devices
Drew J. Dutton,James R. Macdonald,Stephen Cox +2 more
- 13 Feb 2007
TL;DR: In this paper, a system and method for monitoring usage of peripheral devices and placing a second peripheral device in a low power state when the usage indicates that another peripheral device is not being used is presented.
20
Patent
Adaptive software management
Howard Forstrom,Edward Wojciechowski +1 more
- 12 Sep 2003
TL;DR: In this article, power consumption and quality of service (QoS) performance plots are generated for various settings of control factors that control the operation of the device during operation, and a control factor and a level for the control factor are automatically selected based on the monitored aspects, by using the performance plots to identify an experiment having the desired QoS and the corresponding control factor level.
20