Patent
Performance monitoring based dynamic voltage and frequency scaling
Murthi Nanja
- 16 Dec 2003
216
TL;DR: Voltage and frequency scaling techniques that are based upon monitored data are provided in this article, which may be used to better manage the power and energy consumption of a processor in an embedded system, such as a cellular telephone, personal data assistant, smart device, or the like.
read more
Abstract: Voltage and frequency scaling techniques that are based upon monitored data are provided. The techniques may be used to better manage the power and energy consumption of a processor in an embedded system, such as a cellular telephone, personal data assistant, smart device, or the like. The techniques may be used with processors that offer a performance monitoring capability. The performance monitor may monitor thread-level utilization at runtime. Instructions per cycle and memory references per cycle are example metrics that may be monitored by the performance monitor. The voltage and frequency scaling techniques may adjust the operating voltage and operating frequency of the processor based on the values of these two metrics. For example, the techniques may include accessing a voltage and frequency scheduler lookup table. The techniques may be employed with non-embedded systems, as well, embedded systems.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Improved multi-threading processors, integrated circuit devices, systems, and processes of operation and manufacture
Thang Tran
- 30 Aug 2006
TL;DR: A multi-threaded microprocessor (1105) for processing instructions in threads is described in this article, which includes first and second decode pipelines (17300, 17301), first andsecond execute pipelines ( 1740, 1750), and coupling circuitry (1916) operable in a first mode to couple first and two threads from the first and first decode pipelines, respectively, to the first or second execute pipelines.
188
Patent
Operating point management in multi-core architectures
Efraim Rotem,Oren Lamdan,Alon Naveh +2 more
- 29 Dec 2010
TL;DR: In this paper, a processor comprises a plurality of processor cores to operate at variable performance levels, such that one of the processor cores may operate at one time at a performance level different from another one at a different performance level at which another processor core can operate at the same time.
185
Patent
Providing per core voltage and frequency control
Pankaj Kumar,Hang T. Nguyen,Christopher L. Houghton,David Biermann +3 more
- 21 Sep 2011
TL;DR: In this article, a processor having a plurality of cores and a control logic to control provision of a voltage/frequency to a first core of the plurality of core independently of provisioning a voltage or frequency to at least a second core of at least one other core.
183
Patent
Predicting Future Power Level States For Processor Cores
Justin J. Song,Qian Diao +1 more
- 10 Dec 2007
TL;DR: In this paper, power state change information from a plurality of cores of a processor is sent to a predictor at a periodic interval and generated a prediction to indicate a predicted operation level of the cores during a next operating period.
170
Patent
Method and apparatus for dynamic voltage and frequency scaling
Chunling Hu,Jack Liu +1 more
- 16 Feb 2007
TL;DR: In this paper, a machine learning technique is used to improve dynamic prediction of processor utilization for multi-threaded user-level applications in a dynamic run-time environment based on processor utilization history.
170
References
Patent
Data processing system
Yasusato Akira,Shimizu Shinichi,Sato Kiminori +2 more
- 09 Apr 1986
TL;DR: In this paper, the address of a next word in a list is set automatically in an address register when data in list structure is traced, and a read signal is generated to read next data by using the CAR part 22 or CDR part 23 set in the address register 3.
86
Patent
Transparent system interrupt
James P. Kardach,Gregory S. Mathews,Cau Nguyen,Sung S. Cho,Kameswaran Sivamani,David S. Vannier,Shing Wong,Edward Zager +7 more
- 06 Nov 1991
TL;DR: In this paper, a transparent system interrupt is invoked by the assertion of an electrical signal at an external pin of a microprocessor CPU chip, and the CPU begins program execution in a dedicated RAM area that is inaccessible both to the operating system and all application programs.
86
Patent
Program code conversion
Jason Souloglou,Alasdair Rawsthorne +1 more
- 06 Jun 2002
TL;DR: In this article, a method for generating an intermediate representation of computer program code written for running on a programmable machine comprises: (i) generating a plurality of register objects for holding variable values to be generated by the program code; and (ii) generating an expression object representing fixed values and/or relationships between said fixed value and said variable values according to said program code.
84
Profile guided selection of ARM and thumb instructions
Arvind Krishnaswamy,Rajiv Gupta +1 more
- 19 Jun 2002
TL;DR: While Thumb code may be smaller than ARM code, it may perform poorly and thus may not lead to overall energy savings, and thus the energy consumed by the I-cache, can be reduced.
Patent
VCC adaptive dynamically variable frequency clock system for high performance low power microprocessors
Simon M. Tam,Stefan Rusu +1 more
- 26 Jul 2002
TL;DR: In this article, a clock frequency of a clock signal generated from the clock generator is adjusted in response to an evaluation of the sampled values of the supply voltage at a plurality of locations.
82