Patent
Partial bitwise permutations
Kevin D. Kissell,Hartvig W. J. Ekner,Morten Stribaek,Jakob Schou Jensen +3 more
- 15 Feb 2002
31
TL;DR: Partial bitwise permutation instructions are provided in a microprocessor or microcontroller as discussed by the authors, which can be specified by one or more of the following: a destination specifier, a previous partial value source, a destination subset specifier and a control specifier.
read more
Abstract: Partial bitwise permutation instructions are provided in a microprocessor or microcontroller. Partial bitwise permutations may be specified by one or more of the following: a destination specifier, a previous partial value source, a destination subset specifier, and a control specifier. The array unit (3030) within the microprocessor or microcontroller includes two parallel multipliers (Marray 4100 and MParray 4200) and permutation logic (4300). The first array, Marray (4100), performs arithmetic multiplication. Marray (4100) uses Acc1 (3031) Acc2 (3032), M (3033) and sel (3034) as inputs and produces a ResultC and ResultS as outputs. The second array MParray 4200 performs binary polynomial multiplication. Permutation logic (4300) is used to perform various permutations on low order bits of RShold based on the value in RThold (3012).
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Implementing instruction set architectures with non-contiguous register file specifiers
Michael K. Gschwind,Robert K. Montoye,Brett Olsson,John-David Wellman +3 more
- 04 Aug 2009
TL;DR: In this paper, a non-contiguous register file specifier is used to implement instruction set architectures with non-convex register file file specifiers, and a method for processing instruction code includes processing a fixedwidth instruction of a fixed-width instruction set using a noncontiguous registers specifier.
80
Patent
Data access and permute unit
Simon Knowles,Felix Stephen +1 more
- 06 Apr 2006
TL;DR: In this article, a data processing unit for a computer processor is described, with a deep register access mechanism capable of performing a permutation operation on at least one data operand accessed from a register file of the computer processor.
60
Patent
Cryptographic processing apparatus and cryptographic processing method, and computer program
Taizo Shirai,Kyoji Shibutani +1 more
- 29 Aug 2007
TL;DR: In this article, the authors provided a highly secure cryptographic processing apparatus and method where an analysis difficulty is increased by increasing the minimum number (a robustness index against a differential attack in common key block encryption) of the active S box in the entire encryption function.
49
Patent
System and method for implementing DES permutation functions
Leonard D. Rarick
- 06 Nov 2002
TL;DR: In this paper, a general purpose processor is used to implement permutation and/or round opcodes for encrypting and decrypting data in accordance with the data encryption standard (DES) algorithm.
37
Patent
Bit range isolation instructions, methods, and apparatus
Maxim Loktyukhin,Eric W. Mahurin,Bret L. Toll,Martin G. Dixon,Sean P. Mirkes,David L. Kreitzer,El Moustapha Ould-Ahmed-Vall,Vinodh Gopal +7 more
- 22 Dec 2009
TL;DR: In this article, a source operand receives an instruction indicating a source and a destination operand, and stores a result in the destination in response to the instruction, regardless of the location of the first range of bits in the result.
25
References
Differential Power Analysis
Paul C. Kocher,Joshua M. Jaffe,Benjamin Jun +2 more
- 15 Aug 1999
TL;DR: In this paper, the authors examine specific methods for analyzing power consumption measurements to find secret keys from tamper resistant devices. And they also discuss approaches for building cryptosystems that can operate securely in existing hardware that leaks information.
Differential Power Analysis in the Presence of Hardware Countermeasures
Christophe Clavier,Jean-Sébastien Coron,Nora Dabbous +2 more
- 17 Aug 2000
TL;DR: In this paper, the authors examine different ways to attack devices featuring random process interrupts and noisy power consumption, and show that such protections do not make attacks infeasible, but increase the attacker's experimental (data acquisition) and computational workload beyond reasonable limits.
•Journal Article
On Boolean and arithmetic masking against differential power analysis
TL;DR: In this article, it was shown that the "BooleanToArithmetic" algorithm proposed by T. Messerges is not sufficient to prevent Differential Power Analysis and the "ArithmeticToBoolean" algorithm is not secure either.
256
Physical Security Devices for Computer Subsystems: A Survey of Attacks and Defences
Steve Harris Weingart
- 17 Aug 2000
TL;DR: The intent is to match protection methods with the attack methods in terms of complexity and cost, in this way cost effective protection can be produced across a wide range of systems and needs.
Patent
Floating point microprocessor with directable two level microinstructions
Tich Dao,Gary R. Burke +1 more
- 28 Aug 1986
TL;DR: In this paper, a microprocessor integrator circuit includes split nanocode memories which enable simultaneous execution of an arithmetic operation and an operand fetch for maximizing throughput for maximizing throughput.
169