Optimization Techniques for GPU Programming
54
TL;DR: In this article , a survey discusses various optimization techniques found in 450 articles published in the last 14 years and analyzes the optimizations from different perspectives which shows that the various optimizations are highly interrelated, explaining the need for techniques such as auto-tuning.
read more
Abstract: In the past decade, Graphics Processing Units have played an important role in the field of high-performance computing and they still advance new fields such as IoT, autonomous vehicles, and exascale computing. It is therefore important to understand how to extract performance from these processors, something that is not trivial. This survey discusses various optimization techniques found in 450 articles published in the last 14 years. We analyze the optimizations from different perspectives which shows that the various optimizations are highly interrelated, explaining the need for techniques such as auto-tuning.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Impact of Different Thread Block Sizes with Synchronization and Shared Memory on the Performance of GPGPU
Sonya John,Saurabh Jain +1 more
TL;DR: The size of thread block and synchronization with shared memory significantly impact CUDA application performance.
Accelerated Medical Microwave Tomography via Heterogeneous Computing
Thomas Vasileiou,Panagiotis Kosmas +1 more
- 01 Apr 2024
Snake: A Variable-length Chain-based Prefetching for GPUs
Saba Mostofi,Hajar Falahati,Negin Mahani,Pejman Lotfi-Kamran,H. Sarbazi-Azad +4 more
- 28 Oct 2023
TL;DR: A new prefetching technique, Snake, is proposed, which is built upon chains of variable strides, using throttling and memory decoupling strategies, resulting in a 17% improvement in total GPU performance and energy consumption for memory-bound General-Purpose Graphics Processing Unit (GPGPU) applications.
Optimization of reduction kernel based on Triton compiler
Jing Li,Yingying Li,Zexian Fang +2 more
- 09 May 2025
TL;DR: Researchers optimize reduction kernel in Triton compiler using Warp Shuffle instructions and data-packing strategy, achieving 6.2-32.9% bandwidth improvements for FP32 and FP16 data types, and 5.1% and 6.6% improvements for FP16 and redundant masking optimizations, respectively.
References
Deep learning
TL;DR: Deep learning is making major advances in solving problems that have resisted the best attempts of the artificial intelligence community for many years, and will have many more successes in the near future because it requires very little engineering by hand and can easily take advantage of increases in the amount of available computation and data.
67K
A Proof for the Queuing Formula: L = λW
TL;DR: In this paper, it was shown that if the three means are finite and the corresponding stochastic processes strictly stationary, and if the arrival process is metrically transitive with nonzero mean, then L = λW.
2.7K
Roofline: an insightful visual performance model for multicore architectures
TL;DR: The Roofline model offers insight on how to improve the performance of software and hardware in the rapidly changing world of connected devices.
NVIDIA Tesla: A Unified Graphics and Computing Architecture
TL;DR: To enable flexible, programmable graphics and high-performance computing, NVIDIA has developed the Tesla scalable unified graphics and parallel computing architecture, which is massively multithreaded and programmable in C or via graphics APIs.
Halide: a language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines
Jonathan Ragan-Kelley,Connelly Barnes,Andrew Adams,Sylvain Paris,Frédo Durand,Saman Amarasinghe +5 more
- 16 Jun 2013
TL;DR: A systematic model of the tradeoff space fundamental to stencil pipelines is presented, a schedule representation which describes concrete points in this space for each stage in an image processing pipeline, and an optimizing compiler for the Halide image processing language that synthesizes high performance implementations from a Halide algorithm and a schedule are presented.
1.2K