Patent
One-chip microcomputer
Yutaka Murao,Mutsuo Sugawara +1 more
- 08 Jun 1981
7
TL;DR: In this article, address data transferred in series from an external circuit for a console are fetched and stored in a shift register 16, and the address data are compared with data in a program counter 28; when the both coincide, an arithmetic processing part 12 is held.
read more
Abstract: PURPOSE:To monitor including debugging with a minimum number of pins, by utilizing searial transfer for the console processing of a microcomputer, and devising the internal processing of a CPU. CONSTITUTION:Address data transferred in series from an external circuit 15 for a console are fetched and stored in a shift register 16, and the address data are compared with data in a program counter 28; when the both coincide, an arithmetic processing part 12 is held. While the CPU is held, memory reading/ writing operation for debugging is performed. Further, address data for an address stop is sent ot the CPU.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Microcomputer allowing external monitoring of internal resources
Hajime Sakuma
- 07 Jun 1995
TL;DR: In this paper, a microcomputer having a function for monitoring internal resources closed within the microcomputer without preventing an execution of the micro computer is described, where an address of a register within a micro-computer is determined in advance from the outside of the machine, and at a coincident timing with the register address outputted onto an internal register address bus, data on an internal data bus are taken in and are outputted to the outside microcomputer via a serial interface.
3
Patent
Electronic apparatus capable of outputting data in predetermined timing regardless of contents of input data
Hironori Sato,Masayuki Nishio Imanishi,Yasuhiko Satoh,Shusuke Aoki,Satoshi Osanai +4 more
- 12 Jul 2007
TL;DR: In this article, the authors defined an electronic apparatus that can definitely output an outputted data after predetermined length of time from a time when an inputted data processing is started, even if data processing time of the input data varies with the contents of the data.
2
Patent
Program executing control system
Masuko Hiroshi
- 19 Sep 1986
TL;DR: In this paper, the authors propose to improve efficiency and seliability of a maintenance and debugging operation by comparing an instruction code of a sequentially performed instruction with a set instruction code when a stop-code stop mode is set by stopping execution of a CPU when coincidence of both code is obtained.
2
Patent
Microprocessor unit incorporating debugging device
Otani Akio
- 27 Mar 1989
TL;DR: In this paper, the authors propose a debugging circuit that allows direct write and read accesses to an internal register group regardless of a bus unit, as long as the command 101 is equal to the read and write commands to the group 111.
1
Patent
Lsi system connecting register in parallel and hierarchically
Satou Tomoru,Kaneko Kenji,Hirotada Ueda,Yoshimune Hagiwara,Hitoshi Matsushima,Tetsuya Nakagawa,Atsushi Kiuchi +6 more
- 05 Nov 1986
TL;DR: In this article, the internal state of an LSI system is monitored by connecting status registers in parallel and hierarchically and enabling to transfer the content of each register to an output register through a bus.
Related Papers (5)
Shinano Jiyunzou
- 09 Dec 1981
Nakamura Takashi,Ogasawara Shigeru +1 more
- 07 Jul 1983
[...]
Murozaki Takashi,Hiroyasu Fukaya,Hirano Katsuhiko,Jiro Nakano,Yoshizo Ito +4 more
- 18 Apr 1986
Ienaga Takashi
- 23 Jan 1998
Noboru Wada,登 和田 +1 more
- 20 Aug 1991