Patent
Nonvolatile memory structures and fabrication methods
Chung Wai Leung,Chia-Shun Hsiao,Vei-Han Chan +2 more
- 14 Sep 2001
127
TL;DR: In this paper, one or more pairs of first structures are formed over a semiconductor substrate and a second conductive line is formed whose bottom surface extends between the two structures and physically contacts the corresponding first doped regions.
read more
Abstract: To fabricate a semiconductor memory, one or more pairs of first structures are formed over a semiconductor substrate. Each first structure comprises (a) a plurality of floating gates of memory cells and (b) a first conductive line providing control gates for the memory cells. The control gates overlie the floating gates. Each pair of the first structures corresponds to a plurality of doped regions each of which provides a source/drain region to a memory cell having the floating and control gates in one or the structure and a source/drain region to a memory cell having floating and control gates in the other one of the structures. For each pair, a second conductive line is formed whose bottom surface extends between the two structures and physically contacts the corresponding first doped regions. In some embodiments, the first doped regions are separated by insulation trenches. The second conductive line may form a conductive plug at least partially filling the region between the two first structures.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Solid metal block semiconductor light emitting device mounting substrates and packages including cavities and heat sinks, and methods of packaging same
Gerald H. Negley
- 05 Jul 2005
TL;DR: A mounting substrate for a semiconductor light emitting device (150) includes a solid metal block (100) having first and second opposing metal faces (100a, 100b) as mentioned in this paper.
200
Patent
Method of manufacturing flash memory device
Young Bok Lee
- 30 Jun 2006
TL;DR: In this paper, a method for manufacturing flash memory devices including the steps of forming a gate oxide film for high voltage on the whole surface of a semiconductor substrate on which a cell region, a low voltage region and a high voltage region have been formed is presented.
184
Patent
Self-aligned triple gate silicon-on-insulator (SOI) device
Zoran Krivokapic,Matthew S. Buynoski +1 more
- 03 Mar 2003
TL;DR: In this paper, a method for manufacturing a self-aligned transistor is presented, which includes the steps of: providing a substrate having a buried oxide region, depositing a first nitride mask layer having a pattern overlying a silicon region; forming a trench in said substrate with a depth to said buried oxide; depositing conformal oxide in said trench.
126
Patent
Self-aligned split-gate NAND flash memory and fabrication process
Chiou-Feng Chen,Caleb Yu-Sheng Cho,Ming-Jer Chen,Der-Tsyr Fan,Prateep Tuntasood +4 more
- 19 Sep 2002
TL;DR: Self-aligned split-gate NAND NAND flash memory cell array and process of fabrication in which rows of selfaligned splitgate cells are formed between a bit line diffusion and a common source diffusion in the active area of a substrate.
84
Patent
Atomic layer deposition of interpoly oxides in a non-volatile memory device
Chuck Jang,Zhong Dong,Vei-Han Chan,Ching-Hwa Chen +3 more
- 12 Sep 2002
TL;DR: In this article, an aluminum oxide is deposited by atomic layer deposition to form a high-k dielectric for the interpoly dielectrics layer of a nonvolatile memory device.
78
References
Patent
Dense vertical programmable read only memory cell structures and processes for making them
Jack H. Yuan,Gheorghe Samachisa,Daniel C. Guterman,Eliyahou Harari +3 more
- 18 Dec 1990
TL;DR: In this article, a technique of forming capacitive coupling between the floating gate and an erase gate in a flash EEPROM array cell with improved endurance is disclosed, which allows the density of the array to be increased since the amount of semiconductor substrate area occupied by each cell is decreased without having to sacrifice the amount or quality of the capacitance.
468
Patent
Method of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers
Jack H. Yuan
- 25 May 1994
TL;DR: In this paper, a flash EEPROM cell array with the size of individual cells being reduced, thereby increasing the number of cells which may be formed on a semiconductor substrate of a given size.
391
Patent
A single transistor non-volatile electrically alterable semiconductor memory device
Ping Wang,Bing Yeh +1 more
- 13 Mar 1992
TL;DR: In this article, a single transistor with an erasable memory cell is described. Butts and Fowler-Nordheim tunneling from the floating gate through the second insulating layer to the control gate is used to erase the cell.
310
Patent
Flash memory system and method for monitoring the disturb effect on memory cell blocks due to high voltage conditions of other memory cell blocks
Robert D. Norman
- 27 Feb 1998
TL;DR: In this article, a memory circuit including at least one array of flash memory cells organized into one or more physically separate decode blocks and a controller which monitors the disturb effect on each erasure block of cells of each decode block due to erasures of other erase blocks in the same decode block, and a method of operating such a circuit is presented.
214
•Book
Nonvolatile semiconductor memory technology : a comprehensive guide to understanding and to using NVSM devices
William D. Brown,Joe Brewer +1 more
- 01 Jan 1998
TL;DR: In this paper, a comprehensive guide to understand and use NVSM devices is presented, where the dependence on semiconductor vendors' application notes and data sheets is now a thing of the past thanks to this all in one comparison text on nonvolatile semiconductor memory.
164