Journal Article10.1109/TSP.2002.800830
Multidimensional synchronous dataflow
Praveen K. Murthy,Edward A. Lee +1 more
TL;DR: MDSDF can be efficiently used to model a variety of multidimensional DSP systems, as well as other types of systems that are not modeled elegantly in SDF, and a generalization of MDSDF that is capable of handling arbitrary sampling lattices and lattice-changing operations such as nonrectangular decimation and interpolation.
read more
Abstract: Signal flow graphs with dataflow semantics have been used in signal processing system simulation, algorithm development, and real-time system design. Dataflow semantics implicitly expose function parallelism by imposing only a partial ordering constraint on the execution of functions. One particular form of dataflow called synchronous dataflow (SDF) has been quite popular in programming environments for digital signal processing (DSP) since it has strong formal properties and is ideally suited for expressing multirate DSP algorithms. However, SDF and other dataflow models use first-in first-out (FIFO) queues on the communication channels and are thus ideally suited only for one-dimensional (1-D) signal processing algorithms. While multidimensional systems can also be expressed by collapsing arrays into 1-D streams, such modeling is often awkward and can obscure potential data parallelism that might be present. SDF can be generalized to multiple dimensions; this model is called multidimensional synchronous dataflow (MDSDF). This paper presents MDSDF and shows how MDSDF can be efficiently used to model a variety of multidimensional DSP systems, as well as other types of systems that are not modeled elegantly in SDF. However, MDSDF generalizes the FIFO queues used in SDF to arrays and, thus, is capable only of expressing systems sampled on rectangular lattices. This paper also presents a generalization of MDSDF that is capable of handling arbitrary sampling lattices and lattice-changing operations such as nonrectangular decimation and interpolation. An example of a practical system is given to show the usefulness of this model. The key challenge in generalizing the MDSDF model is preserving static schedulability, which eliminates the overhead associated with dynamic scheduling, and preserving a model where data parallelism, as well as functional parallelism, is fully explicit.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
FPGA-based Implementation of Signal Processing Systems
Roger Woods,John McAllister,R. Turner,Ying Yi,Gaye Lightbody +4 more
- 10 Dec 2008
TL;DR: FPGA-based Implementation of Signal Processing Systems is an important reference for practising engineers and researchers working on the design and development of DSP systems for radio, telecommunication, information, audio-visual and security applications.
•Dissertation
Language and compiler support for stream programs
Saman Amarasinghe,William Thies +1 more
- 01 Jan 2009
TL;DR: The first translation of stream programs into the compressed domain is described, enabling programs written for uncompressed data formats to automatically operate directly on compressed data formats (based on LZ77); this technique offers a median speedup of 15x on common video editing operations.
121
OpenDF: a dataflow toolset for reconfigurable hardware and multicore systems
Shuvra S. Bhattacharyya,Gordon J. Brebner,Jorn W. Janneck,Johan Eker,Carl Von Platen,Marco Mattavelli,Mickaël Raulet +6 more
TL;DR: In this paper, the authors present the OpenDF framework and recall that dataflow programming was once invented to address the problem of parallel computing, and discuss the problems with an imperative style, von Neumann programs, and present what they believe are the advantages of using a data flow programming model.
PiMM: Parameterized and Interfaced dataflow Meta-Model for MPSoCs runtime reconfiguration
Karol Desnos,Maxime Pelcat,Jean-Francois Nezan,Shuvra S. Bhattacharyya,Slaheddine Aridhi +4 more
- 15 Jul 2013
TL;DR: A new meta-model called PiMM is introduced to address the important challenge of managing dynamics in DSP-oriented representations by extending a dataflow model by introducing an explicit parameter dependency tree and an interface-based hierarchical compositionality mechanism.
91
Array-OL Revisited, Multidimensional Intensive Signal Processing Specification
Pierre Boulet
- 01 Jan 2007
TL;DR: This presentation includes several extensions and tools developed around Array- OL during the last few years and discusses the mapping of an Array-OL specification onto a distributed heterogeneous hardware architecture.
75
References
•Book
Multirate Systems and Filter Banks
P.P. Vaidyanathan
- 01 Jul 1992
TL;DR: In this paper, a review of Discrete-Time Multi-Input Multi-Output (DIMO) and Linear Phase Perfect Reconstruction (QLP) QMF banks is presented.
5.8K
The synchronous data flow programming language LUSTRE
Nicolas Halbwachs,Paul Caspi,Pascal Raymond,Daniel Pilaud +3 more
- 01 Sep 1991
TL;DR: The authors describe LUSTRE, a data flow synchronous language designed for programming reactive systems-such as automatic control and monitoring systems-as well as for describing hardware.
VLSI Array processors
TL;DR: A general overview of VLSI array processors and a unified treatment from algorithm, architecture, and application perspectives is provided in this article, where a broad range of application domains including digital filtering, spectrum estimation, adaptive array processing, image/vision processing, and seismic and tomographic signal processing.
1.6K
Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing
TL;DR: This self-contained paper develops the theory necessary to statically schedule SDF programs on single or multiple processors, and a class of static (compile time) scheduling algorithms is proven valid, and specific algorithms are given for scheduling SDF systems onto single ormultiple processors.
A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures
G.C. Sih,Edward A. Lee +1 more
TL;DR: The authors present a compile-time scheduling heuristic called dynamic level scheduling, which accounts for interprocessor communication overhead when mapping precedence-constrained, communicating tasks onto heterogeneous processor architectures with limited or possibly irregular interconnection structures.
951
Related Papers (5)
Edward A. Lee,David G. Messerschmitt +1 more
- 01 Sep 1987
J.T. Buck,Edward A. Lee +1 more
- 27 Apr 1993