Patent
Microcomputer with programmable multi-function port
Pern Shaw,Fuad H. Musa +1 more
- 05 Sep 1979
65
TL;DR: A single-chip microcomputer comprises a CPU (1), a RAM (2), a ROM (3), a timer (4), serial I/O communication logic (5, 6, 7, 8, 9, 10, 11, 12, and 14) and various power supply, clock, and control inputs as discussed by the authors.
read more
Abstract: A single-chip microcomputer comprises a CPU (1), a RAM (2), a ROM (3), a timer (4), serial I/O communication logic (5), four I/O ports (11-14) and various power supply, clock, and control inputs One of the I/O ports (13) is user programmable by application of specific signals to mode selection pins (P20-22) for configuration in several possible ways The programmable port comprises a plurality of lines which each may be individually programmed as input or output lines to peripheral equipment associated with the microcomputer Alternatively, the port lines can be programmed to serve as a bidirectional data bus to external memory Alternatively, the port lines can be programmed to be multiplexed data and address lines to external memory Bus arbitration logic is provided to route data to the CPU from either on-chip memory or external memory
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Systems and methods for calibrating light output by light-emitting diodes
Frederick M. Morgan,Ihor A. Lys +1 more
- 29 Sep 2000
TL;DR: In this article, a system and method for calibrating light output from an LED is presented, which includes a support on which an LED was positioned and a photosensor to measure the light output of the LED.
179
Patent
Apparatus and method for a memory unit with a processor integrated therein
Basavaraj I. Pawate,Kenneth A. Poteet,Joseph H. Neal +2 more
- 17 Oct 1994
TL;DR: In this article, a smart memory (10) is provided that includes data storage (12 and 18) and a processing core (14 and 16) for executing instructions stored in the data storage area.
171
Patent
No-chip debug peripheral which uses externally provided instructions to control a core processing unit
Nigel J. Allison,Rand L. Gray,Jay A. Hartvigsen +2 more
- 03 Apr 1989
TL;DR: In this paper, a debug peripheral is coupled to a central processing unit and memory via an internal communications bus, and the debug peripheral assumes control of the CPU by providing an interrup signal to the CPU, and thereby causing the CPU to fetch instructions directly from the debug peripherals.
104
Patent
Port interface modules (PIMs) in a multi-port memory controller (MPMC)
Glenn A. Baxter
- 14 Feb 2007
TL;DR: Port Interface Modules (PIMs) are provided for ports of a Multi-Port Memory Controller as discussed by the authors. The PIMs include logic that is programmable to be compatible with different types of devices, processors or buses that can be connected to the ports.
103
Patent
Method for controlling the luminous flux spectrum of a lighting fixture
David W. Cunningham
- 28 Jul 2003
TL;DR: In this paper, a method for controlling a lighting fixture of a kind having individually colored light sources, e.g., LEDs, that emit light having a distinct luminous flux spectrum that varies in its initial spectral composition, that varies with temperature, and that degrades over time.
76
References
Patent
Programmable controller with modular firmware for communication control
Kenneth Norman Larson,Alfred Dale Scarbrough,John Bernard Knueven +2 more
- 15 Jun 1976
TL;DR: A programmable controller module (PCM) is a special purpose computer having a program of subroutines arranged in memory modules which define and implement specific communication protocols (routine) for different communication disciplines as mentioned in this paper.
101
Patent
Communication multiplexer module
Wendell A. Law,William G. Barrett,Norman F. Priebe,Harry Dearman Wise +3 more
- 11 Apr 1975
TL;DR: In this article, a communications multiplexer module (CMM) assembles serial by bit data from a plurality of input ports into parallel-by-bit characters before transmitting them to a host computer.
89
Patent
Valid memory address enable system for a microprocessor system
Thomas H. Bennett,Earl F. Carlow,Edward C. Hepworth,Wilbur L. Mathys,William D. Mensch,Rodney H. Orgill,Charles I. Peddle,Michael F. Wiles +7 more
- 17 Sep 1975
TL;DR: In this article, a digital system includes a microprocessor coupled to a data bus and an address bus, where a memory for storing data and instructions is connected to the data bus.
30
Patent
Computer input/output control apparatus
Angelo Bardotti,Renzo Pederzini +1 more
- 12 May 1975
TL;DR: In this article, the authors propose an approach for the flexible coupling of peripheral units to a digital computer system, wherein any input/output port of the system is capable of communicating with a peripheral unit over various forms of interface.
26
Patent
Master slave registers for interface adaptor
Thomas H. Bennett,Earl F. Carlow,Edward C. Hepworth,Wilbur L. Mathys,William D. Mensch,Rodney H. Orgill,Charles I. Peddle,Michael F. Wiles +7 more
- 17 Sep 1975
TL;DR: An interface adaptor as discussed by the authors includes a plurality of registers, including a control register and a data register, coupled to the input register by means of an internal input bus, each of which includes flipflops which are coupled as slave flip-flops.
24
Related Papers (5)
Henry M. Blume,David A. Stamm,David L. Budde +2 more
- 13 Feb 1978
David Alan Edwards,Andrew Michael Jones +1 more
- 12 Mar 1999
Jamie Joseph LeVasseur,Joseph E. Herbst +1 more
- 24 Sep 1998
Douglas D. Gephardt,Dan S. Mudgett +1 more
- 12 Dec 1994