Patent
Method for performing inter-unit data transfer operations among a plurality of input/output bus interface units coupled to a common asynchronous bus
Donall G. Bourke,Douglas Roderick Chisholm,Gregory D. Float,Richard Allen Kelley,Roy Y. Liu,Carl Albert Malmquist,John M. Nelson,Charles Bertram Perkins,Richard L. Place,Hartmut R. Schwermer,John D. Wilson +10 more
- 10 Jan 1995
10
TL;DR: In this paper, the authors propose a data processing system in which an input output interface controller (IOIC) is connected to a storage controller (SC) via a synchronous bus.
read more
Abstract: In a data processing system, an input output bus unit (IOBU) is connected to one end of an input output interface controller (IOIC) via an asynchronous bus. The other end of the IOIC is connected to a storage controller (SC) and an input output interface unit (IOIU) via a synchronous bus. The SC and IOIU are connected to a memory unit and an instruction processing unit. The asynchronous bus, which is comprised of three sub-buses and a control bus, conducts signals between the IOIC and an IOBU in an asynchronous "handshaking" manner. The synchronous bus, which is comprised of two sub-buses and a control bus, conducts signals between the IOIC and the SC/IOIU in an synchronous manner. The IOIC, interconnected between the synchronous bus and asynchronous bus, functions as a buffer between the faster synchronous bus and the slower asynchronous bus. Various operations are performed between an IOBU and the memory unit via the asynchronous bus, IOIC, synchronous bus, and SC/IOIU, such as a unit operation, a storage operation, and a message acceptance operation.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Memory organization in a switching device
Pradeep Sindhu,Dennis C. Ferguson,Bjorn O. Liencres,Nalini Agarwal,Hann-Hwan Ju,Raymond Marcelino Manese Lim,Rasoul Mirzazadeh Oskouy,Sreeram Veeragandham +7 more
- 16 Dec 1997
TL;DR: In this paper, a router (20) switches data packets from a source (10) to a destination (30) in a network in which the router includes two or more memory banks.
217
Patent
Interrupt handling mechanism to prevent spurious interrupts in a symmetrical multiprocessing system
Rupaka Mahalingaiah,Rodney W. Schmidt +1 more
- 31 May 1994
TL;DR: In this paper, a symmetrical multiprocessing system is provided that includes a centralized interrupt control unit, coupled to a plurality of processing units and interrupt sources, which allows each interrupt to be prioritized independently of its associated vector ID, and prevents the occurrence of spurious interrupts by providing a programmable latency timer.
35
Patent
Bus-to-bus pacing logic for improving information transfers in a multi-bus information handling system
Nader Amini,Ashu Kohli,Gregory N. Santos +2 more
- 07 Jun 1995
TL;DR: In this paper, the authors propose a hardware logic within a host bridge that connects a system bus to a peripheral bus using PCI bus architecture or a peripheral bus that uses a bus architecture similar to PCI.
28
Patent
Adaptive expansion bus
Kevin L. Miller,Victor K. Pecone +1 more
- 24 May 1995
TL;DR: In this article, a bus system is disclosed which includes first and second buses are coupled via an bus switch and the bus switch may be selectively turned on and off thus allowing the bus system to be electronically configured in a plurality of different configurations.
21
Patent
System and method for converting VXI bus cycles to PCI burst cycles
B. Keith Odom
- 16 May 1996
TL;DR: In this paper, a bus bridge or interface unit is coupled between a VXI bus and a PCI bus, and the bus bridge includes a buffer which receives VX I block transfer cycles and stores them.
12
References
Patent
High speed parallel bus and data transfer method
Raymond S. Tetrick,John Beaston,Robert L. Farrell,Alireza Sarabi,Sudarshan Balachandran,Edwin L. Jacks,Steven D. Kassel +6 more
- 25 Nov 1983
TL;DR: In this article, a multiple bus system architecture and improved data transfer methods are disclosed for transferring data between a plurality of data processing resources, which includes both a parallel and serial bus which interconnects data processing units and peripheral devices (collectively referred to as "agents") to permit the exchange of data and messages at high speed using a minimum of handshake events before the actual data transfer.
141
Patent
Process for controlling operation of and data exchange between a plurality of individual computers with a control computer
Rudolf Kober,Herbert Dr Kopp,Christian Dr Kuznia +2 more
- 15 Oct 1976
TL;DR: In this article, a three-phase computer system consisting of a control or supervisory computer and a plurality of individual computers which are connected to and cooperate with each other under control of a process which establishes a three phase operation is described.
63
Patent
High speed synchronous/asynchronous local bus and data transfer method
Robert L. Farrell,Alireza Sarabi,Raymond S. Tetrick +2 more
- 14 Jan 1987
TL;DR: In this article, a high speed local synchronous bus for coupling processors within a multi-processor system is described, which allows the access of local memory and secondary processing resources without impacting data traffic along the bus.
55
Patent
I/O structure for information processing system
Andrew N. Fu,Kibler Tom Roy,James B. Macdonald,Robert C. Nash,Stephen W. Olson,Bhikoo J. Patel,Robert R. Trottier,Kevin T. Mahoney,David L. Whipple,Peter A. Morrison +9 more
- 26 Jun 1986
TL;DR: In this article, an I/O structure for use in a digital data processing system of the type in which system components including a processor and a system memory are connected by a system bus is described.
41
Patent
Universal interface circuit for synchronous and asynchronous buses
Donald L. Tietjen,Sharon Lamb,Pern Shaw,Duane Cawthron,Paul D. Shannon +4 more
- 21 Jul 1980
TL;DR: A universal bus interface circuit can be used in conjunction with either synchronous or asynchronous bus systems as mentioned in this paper, where an input terminal is monitored to determine if the bus is synchronous and/or asynchronous, and a synchronization circuit generates a synchronous control signal for internal use from an asynchronous select signal.
39