Patent
Method for configuring a cache memory to store only data, only code, or code and data based on the operating characteristics of the application program
Jan G. Glott
- 26 Oct 1994
2
TL;DR: In this paper, a method for configuring a cache memory which configures a bus controller to select either code only, data only, or code and data for storage in the cache memory is presented.
read more
Abstract: A method for configuring a cache memory which configures a bus controller to select either code only, data only, or code and data for storage in the cache memory. The configuration method includes the steps of flushing the cache memory, and setting a configuration bit within a cache controller to cause the bus controller to select either code only, data only, or code and data for storage in the cache memory.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Microprocessor chip having a memory that is reconfigurable to function as on-chip main memory or an on-chip cache
Rajendra Kumar
- 09 Jun 1997
TL;DR: An integrated circuit having a memory which is reconfigurable as a main memory or as a cache as discussed by the authors is a microprocessor chip with a memory that can operate as an on-chip main memory.
25
Patent
Test method of cache memory of multiprocessor system
Seok-Mann Ju,Hyun-gue Huh +1 more
- 28 May 1998
TL;DR: In this article, a test method for a cache memory of a multiprocessor system is proposed, where the cache memory is divided into a test region and a code region.
18
References
Patent
A hierarchical memory system including separate cache memories for storing data and instructions
Francis Paul Carrubba,John Cocke,Norman Henry Kreitzer,George Radin +3 more
- 21 Dec 1983
TL;DR: In this paper, a hierarchical memory system for use with a high speed data processor characterized by having separate dedicated cache memories for storing data and instructions and further characterized by each cache having a unique cache directory containing a plurality of control bits for assisting line replacement within the individual cache memories and to insure that unnecessary or incorrect data is never stored back into said main memory.
107
Patent
High-speed, high-capacity, fault-tolerant error-correcting storage system
Theodore J. Goodlander,Jose M. Valdepenas,Ricardo E. V. McCaskey,Gerardo Vizcaino +3 more
- 27 Feb 1989
TL;DR: In this article, a storage system for dynamic and trasparent error correction has a number of first individual storage devices for information and a second individual storage device for error code bits that are used to correct the information when one of the storage devices detects an error.
97
Patent
Mode-selectable integrated disk drive for computer
Kenneth L Bush,Ralph S. Perry,Thomas W. Grieff,George J. Scholhamer +3 more
- 31 Dec 1991
TL;DR: In this paper, the authors propose an alternate "flex mode" protocol which does not require changes to the hardware definition of the drive interface, but instead uses the data port to transfer information blocks to set up a subsequent data transfer through this port.
80
Patent
Apparatus and method for optimizing performance of a cache memory in a data processing system
William C. Moyer,John H. Arends,Christopher E. White,Keith E. Diefendorff +3 more
- 28 Feb 1992
TL;DR: In this paper, the cache control logic (60) provides an external transfer code signal which allows a user to know when a cache transaction is performed, and the external signals are used to provide external signals which are necessary to execute each of the control instructions.
70
Patent
Data processor having a cache memory capable of being used as a linear ram bank
Terry L. Biggs,Antonio A. Lagana +1 more
- 05 Apr 1993
TL;DR: In this paper, a dual-purpose memory system consisting of multiple cache sets is described, where each cache set can be individually configured as either a cache set or as a static random access memory (SRAM) bank.
70