Patent
Method and system for supporting multiple local buses operating at different frequencies
Richard Allen Kelley,Danny Marvin Neal,Steven Mark Thurber +2 more
- 06 Apr 1998
34
TL;DR: In this article, a method and system for supporting multiple Peripheral Component Interconnect (PCI) local buses through a single PCI host bridge having multiple PCI interfaces within a data-processing system are disclosed.
read more
Abstract: A method and system for supporting multiple Peripheral Component Interconnect (PCI) local buses through a single PCI host bridge having multiple PCI interfaces within a data-processing system are disclosed. In accordance with the method and system of the present invention, a processor and a system memory are connected to a system bus. One or more PCI local buses are connected to the system bus through a single PCI host bridge having bus and frequency control logic and bus clocks. The PCI local buses include sets of in-line electronic switches, dividing each PCI local bus into PCI local bus segments for supporting more PCI peripheral component slots then are called out by the PCI local bus standard. The sets of in-line electronic switches are open and closed in accordance with the bus and frequency control logic within the PCI host bridge thereby allowing the PCI peripheral component slots to operate at different bus frequencies, including bus frequencies higher than 66 MHz by using the bus clocks. The sets of in-line electronic switches further allowing different bus segments on the same PCI logical bus to dynamically be operated at different frequencies.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
System of accessing data in a graphics system and method thereof
Milivoje Aleksic,Raymond Li,Danny H. M. Cheng,Carl Mizuyabu,Anthony Asaro +4 more
- 14 Feb 2002
TL;DR: In this article, a central processor unit (CPU) is connected to a system/graphics controller, generally comprising a monolithic semiconductor device, and the controller interfaces to an input output (IO) controller via a high-speed PCI bus.
37
Patent
System for incorporating multiple expansion slots in a variable speed peripheral bus
David M. Olson,Ashley H. Gorakhpurwalla +1 more
- 06 Dec 1999
TL;DR: In this article, the authors present a system for the operation of a peripheral bus at multiple clock speeds, which includes an expansion slot controller that identifies the number of peripheral devices that have been installed in the expansion slots, and further determines whether these devices support high speed operation.
26
Patent
Computer resource configuration mechanism across a multi-pipe communication link
Larry D. Hewitt,Dale E. Gulick +1 more
- 15 Sep 1999
TL;DR: In this paper, a link header is used to initialize the link header for the first control circuit and down stream data for the second control circuit, which includes information specifying the size of the communication link.
25
Patent
Bus clock frequency management based on device load
Andrew H. Barr,Ricardo Espinoza-Ibarra,Kevin M. Somervill +2 more
- 22 Aug 2003
TL;DR: In this article, a frequency manager automatically selects a clock frequency for each device or bus, or for a plurality of devices or buses, in a system, based on various factors and objectives.
25
Patent
Bus communication and transfer rate negotiation system
Robert A. Dunstan,Dale F. Stolitzka +1 more
- 17 Nov 2000
TL;DR: In this article, a first device and a second device may be coupled to a bus, and the first and second devices drive signals on the bus to establish a bus speed for a given message and to arbitrate for bus access.
24
References
Patent
Clock supply permission/inhibition control system
Ryoji Ninomiya
- 05 Aug 1996
TL;DR: In this paper, each buffer circuit in a clock driver is enabled/disabled in accordance with clock drive control information set in a programmable register, and the clock signal lines of a plurality of PCI devices can be selectively driven.
79
Patent
Method and system for supporting multiple peripheral component interconnect PCI buses by a single PCI host bridge within a computer system
Richard Allen Kelley,Danny Marvin Neal,Steven Mark Thurber +2 more
- 13 Mar 1998
TL;DR: In this paper, a method and system for supporting multiple Peripheral Component Interconnect (PCI) local buses through a single PCI host bridge having multiple PCI interfaces within a data-processing system are disclosed.
27
Patent
Method and apparatus for upgrading a computer system
James L. Noble,Frank P. Hart,Ravi Nagaraj,Neil Songer +3 more
- 30 Dec 1996
TL;DR: In this article, a method and apparatus for upgrading a computer system from one processor generation to another processor generation is presented, where the processor and its corresponding primary bridge are included together on the same circuit board.
18