Patent
Method and system for packet switch based logic replication
Robert Erickson
- 21 Jan 2011
16
TL;DR: In this paper, a method and system for compiling a representation of a source circuit including one or more source subchannels associated with portions of source logic driven by a plurality of clock domains are described.
read more
Abstract: A method and system for compiling a representation of a source circuit including one or more source subchannels associated with portions of source logic driven by a plurality of clock domains are described. Each source subchannel may generate packets carrying signal data from one of the portions of the source logic. A representation of a destination circuit may be compiled to include one or more destination subchannels associated with portions of destination logic replicating the source logic. Each destination subchannel may forward the signal data via the packets to one of the portions of the destination logic. A switching logic may be configured to map the source subchannels to the destination subchannels as virtual channels to forward the packets from the source subchannels to the destination subchannels. A single queue may be configured to couple with the switching logic to record packets from the source subchannels into a packet stream for a delay period to distribute to the destination subchannels. The destination logic may emulate the source logic synchronized with the plurality of clock domains delayed by the delay period.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Target capture and replay in emulation
Krishnamurthy Suresh,Satish Kumar Agarwal,Sanjay Gupta,Charles W. Selvidge +3 more
- 13 Nov 2015
TL;DR: In this article, an emulation process is performed with an emulator coupled to one or more targets, where input signals to the emulator from the one or multiple targets are being captured, streamed out of the emulator and stored in a processor-readable media.
14
Patent
Distributed packet-switching chip model verification system and method
Yuan Bohu
- 26 Jun 2013
TL;DR: In this paper, a distributed packet-switching chip model verification system and method for designing packet processing chips is described, which is a C/S/C (client/server/client) structured distributed system supporting three application scenarios, namely, system function model verification, software-hardware cooperated simulation verification and prototype verification.
9
Patent
A storage synchronization method of multi-channel acquisition system based on multi-FPGA
Yang Kuojun,Zhao Yu,Zhang Qinchuan,Ye Peng,Qiu Duyu +4 more
- 29 Jan 2019
TL;DR: In this paper, a storage synchronization method of a multi-channel acquisition system with multi-FPGA, the interconnection relationship between FPGAs is established by using the interconnect lines.
3
Patent
Concurrent access to memory space by multiple interfaces
Nitinkumar Barot,Yifan Li +1 more
- 21 Jul 2015
TL;DR: In this paper, a memory space within the memory device is divided into a plurality of storage bank domains, and application interface circuits configured to access the memory space are classified into plurality of interface groups based on one or more application usage requirements.
3
Patent
Multple datastreams processing by fragment-based timeslicing
Dimitri Mavroidis
- 26 Nov 2013
TL;DR: In this paper, the processing core logic is configured to receive data streams from multiple communication channels at a data processing unit, and process data fragments of the data streams in a time-sliced manner.
2
References
Patent
Method of using electronically reconfigurable logic circuits
Michael R. Butts,Jon A. Batcheller +1 more
- 04 Oct 1989
TL;DR: In this paper, a reconfigurable interconnect may comprise a partial crossbar that is formed of ERCGA chips dedicated to interconnection functions, wherein each such interconnect is connected to at least one, but not all of the pins of a plurality of the logic chips.
287
Patent
System architecture for and method of processing packets and/or cells in a common switch
Zbigniew Opalka,Vijay Aggarwal,Thomas Kong,Christopher Firth,Carl Costantino +4 more
- 30 Dec 1997
TL;DR: In this article, the authors proposed a novel networking architecture and technique for transmitting both cells and packets or frames across a common switch fabric, effected, at least in part, by utilizing a common set of algorithms for the forwarding engine (the ingress side) and a common QoS management (the egress part) that are provided for each I/O module to process packet/cell information.
266
Patent
Virtual interconnections for reconfigurable logic systems
Anant Agarwal,Jonathan Babb,Russell Tessier +2 more
- 02 Apr 1993
TL;DR: In this article, a compilation technique overcomes device pin limitations using virtual interconnections is presented, by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency.
263
Patent
Hardware debugging in a hardware description language
Nils Endric Schubert,John Mark Beardslee,Douglas L. Perry +2 more
- 29 Nov 2000
TL;DR: In this paper, techniques and systems for analysis, diagnosis and debugging fabricated hardware designs at a Hardware Description Language (HDL) level are described, where the hardware designs have been designed in HDL and have been fabricated in integrated circuit products with limited input/output pins.
226
Patent
Method for replicating locks in a data replication engine
Bruce D. Holenstein,Paul J. Holenstein,John R. Hoffmann,Wilbur H. Highleyman,Gary E. Strickler +4 more
- 17 Feb 2010
TL;DR: In this paper, an automated method for replicating a locking protocol in a database environment for performing I/O operations was provided, where the database environment includes a plurality of databases.
196
Related Papers (5)
Valy Lev,Rod Averbuch,Israel A. Cimet +2 more
- 09 May 1994
Nemoto Satoshi,Hiroshi Tomonaga,Akihiro Hata +2 more
- 19 Dec 2007
Cyriel Minkenberg
- 20 Apr 2001