Patent
Method and operating system for executing programs in a multi-mode microprocessor
James G. Letwin
- 09 Apr 1986
190
TL;DR: In this article, the authors present a mode switching method for multi-mode operating systems using Intel 80286 microprocessors, including means for storing the operating system routines to maximize performance of the system in real mode.
read more
Abstract: Improved methods and operating systems for use with a multi-mode microprocessor enable efficient operation in a multi-mode environment. Preferred embodiments for use with microprocessors which were not designed to switch from each mode to another mode enable multi-tasking of a mixture of programs written for different modes using the mode switching methods of the present invention. Frequently used portions of the operating system are stored in memory at locations which can be commonly addressed in all modes. Means for handling device drivers and interrupts in all modes are also provided. Preferred embodiments for use with computer systems using microprocessors such as the Intel 80286 include means for storing the operating system routines to maximize performance of the system in real mode. Auxiliary protection hardware and I/O masking hardware are also provided in alternate preferred embodiments to enhance protection during real mode operation of such systems. Means for handling interrupts in a mode switching environment and alternate embodiments to eliminate problems caused by hooking programs in a multi-tasking environment are also provided.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Method and apparatus for assessing integrity of computer system software
David P. Jablon,Nora E. Hanley +1 more
- 20 Apr 1994
TL;DR: In this paper, a hardware latch is used to protect the codes in non-volatile memory from being overwritten by subsequent untrusted programs, and the latch is only reset at system restart, when control returns to the bootstrap program.
448
Patent
Suspend/resume capability for a protected mode microprocessor
Mark J. Foster,Saifuddin Fakhruddin,James L. Walker,Matthew B. Mendelow,Jiming Sun,Rodman S. Brahman,Michael P. Krau,Brian D. Willoughby,Michael D. Maddix,Steven L. Belt,Scott A. Hovey,Mark A. Ruthenbeck +11 more
- 01 Jun 1995
TL;DR: In this paper, the authors present an approach to switch a processor to its unrestricted mode of operation when running a multi-tasking operating system where an application program is being executed in a restricted mode.
335
Patent
Method and apparatus for enhancing computer system security
Sr. Walter A. Helbig
- 06 Jul 1999
TL;DR: In this paper, the multiprocessor logic controller is interposed between the CPU and the remainder of the computer system to intercept and replace control signals that are passed over certain critical control signal lines associated with the CPU.
302
Patent
Object-oriented system, method and article of manufacture for a client-server session WEB access in an interprise computing framework system
Sherri L. Gish
- 01 Jul 1996
TL;DR: In this paper, an interprise computing manager in which an application is composed of a client(front end) program which communicates utilizing a network with a server (back-end) program is described.
222
Patent
Computer power management system
Leroy D. Harper,Grayson C. Schlichting,Ian H. S. Cullimore,Douglas A. Hooks,Gavin A. Bradshaw,Biswa R. Banerjee,John P. Fairbanks,Roderick W. Stone +7 more
- 29 Jun 1990
TL;DR: In this article, a low power management system including both hardware and software is provided for a battery powered portable computer, which includes the capability to turn off clock signals (not shown) to various sections of the computer based upon demand.
214
References
Patent
Co-processor combination
Berger Michael Francis,Sammy D. Sawyer +1 more
- 16 Jan 1984
TL;DR: In this article, a dual-processor system is presented, where one processor is dedicated to input/output tasks while the other one is devoted to high level language tasks when operating as a 16-bit machine.
120
Patent
Memory management arrangement for microprocessor systems
Mendell Harry Benjamin
- 09 Jun 1982
TL;DR: In this article, a memory management system is designed for use with a self-contained microprocessor to form a multi-user computer, which operates to establish user and kernel modes each having different operating permissions.
46
Patent
Addressing of operands within a segment utilizing segment descriptors
Jacques Michel Jean Bienvenu
- 13 Apr 1981
TL;DR: In this paper, a data processing system includes apparatus for addressing operands within a segment utilizing segment descriptors, which is responsive to instruction words executed by a first of a plurality of processes.
45
Patent
Optional virtual memory system
Kenneth J. Thurber,Jon C. Strauss +1 more
- 16 Dec 1976
TL;DR: In this paper, the address generation function in the memory addressing mechanism has been separated into two distinct parts, address computation and address translation, and the hardware components in the address translation part can be changed at any time.
45
Patent
Microprocessor interrupt processing
Thomas Glen Gunter,John Zolnowsky,Lester M. Crudele +2 more
- 02 Apr 1980
TL;DR: In this article, an integrated circuit data processor receives interrupt level signals from external circuitry which represent a priority level associated with the external circuitry, and these signals are compared with signals representing the current operating level of the processor, and an interrupt pending output is generated if the priority level is higher than the operating level.
44