Patent
Memory controller and memory system
Kazuaki Takeuchi,Yoshihisa Kojima,Aoyama Norio,Mitsunori Tadokoro +3 more
- 05 Aug 2013
17
TL;DR: In this article, a memory controller according to the embodiment includes a front-end unit that issues an invalidation command in response to a command from outside of the memory controller, the command including a logical address, an address translation unit that stores a correspondence relationship between the logical and a physical address, and an internal processing unit that dissolves the correspondence relationship.
read more
Abstract: A memory controller according to the embodiment includes a front-end unit that issues an invalidation command in response to a command from outside of the memory controller, the command including a logical address, an address translation unit that stores a correspondence relationship between the logical and a physical address, an invalidation command processing unit that, when the invalidation command is received, registers the logical address associated with the invalidation command as an invalidation registration region in an invalidation registration unit and issues a notification to the front-end unit, and an internal processing unit that dissolves a correspondence relationship between the logical address registered in the invalidation registration unit and the physical address in the address translation unit in a predetermined order by referencing the logical address registered in the invalidation registration unit. The front-end unit transmits completion command which indicates the completion of the command in response to the notification.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Data storage device and operating method thereof
Hyeokjun Seo,Seok-Min Ko,Eui-Young Chung +2 more
- 25 Feb 2015
TL;DR: In this paper, an operating method of a data storage device including a plurality of nonvolatile memory devices includes the steps of: mapping physical addresses of the non-volatile memories into logical addresses, reflecting environmental factors to remap a physical address into a logical address requested to be accessed, and performing an interleaving operation for the nonvvolatile devices using the remapped physical address.
23
Patent
Sizing a cache while taking into account a total bytes written requirement
Xiangyu Tang,Frederick K. H. Lee +1 more
- 02 Sep 2015
TL;DR: In this paper, the size of a cache associated with the solid state storage is determined based at least in part on the total bytes written (TBW) requirement, and adjusted to be the determined size.
19
Patent
Method of performing garbage collection and raid storage system adopting the same
Ju-Pyung Lee
- 08 Dec 2015
TL;DR: In this paper, a method of garbage collection and a redundant array of independent disks (RAID) storage system to which the method is applied is presented, provided that the garbage collection is performed with respect to the victim stripe by using data copied to the non-volatile cache memory.
16
Patent
Hardware apparatuses and methods for distributed durable and atomic transactions in non-volatile memory
Subramanya R. Dulloor,Rajesh M. Sankaran,Sanjeev Kumar +2 more
- 26 Jun 2015
TL;DR: In this paper, the authors describe hardware apparatuses and methods for distributed durable and atomic transactions in non-volatile memory, where a hardware apparatus includes a hardware processor, a plurality of hardware memory controllers, and a staging buffer for each of the plurality of memory controllers.
8
Patent
Trim command processing method, memory control circuit unit and memory storage apparatus
Yeh Chih-Kang
- 09 Nov 2017
TL;DR: In this paper, a trim command processing method for a memory storage apparatus having a rewritable non-volatile memory module having a plurality of physical programming units is provided, which includes receiving a command from a host system; starting a trim operation to perform an operation corresponding to a trim commands according to a record related to the trim command in a trim table.
7
References
Patent
Non-volatile memory and method with block management system
Alan David Bennett,Alan Douglas Bryce,Sergey Anatolievich Gorobets,Alan Welsh Sinclair,Peter John Smith +4 more
- 21 Dec 2004
TL;DR: A nonvolatile memory system is organized in physical groups of physical memory locations and each physical group (metablock) is erasable as a unit and can be used to store a logical group of data.
245
Patent
Memory system using a flash memory and method of controlling the memory system
Kiyousuke Achiwa,Akira Yamamoto,Hirotsugu Yamagata +2 more
- 29 Dec 1997
TL;DR: A flash memory system includes a flash memory having a plurality of individually erasable physical blocks, table section for holding the relationship in correspondence between the logical blocks allocated by the allocation section and the physical blocks as discussed by the authors.
160
Patent
Memory controller, memory system with memory controller, and method of controlling flash memory
Naoki Mukaida
- 08 Feb 2010
TL;DR: In this article, a logical block (LB) is assigned to a physical block (PB) and the number of program-erase cycles of a first PB and that of a second PB are compared.
146
Patent
Non-volatile semiconductor memory device.
Shinpei Hijiya,Takashi Ito,Takao Nozaki,Hajime Ishikawa +3 more
- 18 Mar 1981
TL;DR: In this article, a nonvolatile memory device comprises a substrate (1) a source region (3) and a drain region (4); a channel region (5) between the source and drain regions; first and second insulating layers (6, 8) over the channel region; and a floating-gate (7) or traps (7 min ).
143