Patent
Logic simulation system using actual circuit in combination
Yasui Yutaka
- 17 Jun 1986
3
TL;DR: In this article, the input conditions of an external logic circuit whose operation conditions are already known through an interface are used to reduce the man power and time necessary for the constitution of a virtual logic circuit for simulation of a synthetic logic circuit.
read more
Abstract: PURPOSE:To reduce and shorten the man power and time necessary for the constitution of a virtual logic circuit for the simulation of a synthetic logic circuit by setting the input conditions of an optional external logic circuit whose operation conditions are already known through an interface. CONSTITUTION:A gate, etc., are constituted as the virtual logic circuits on an electronic computer 6 and simulate operation. An LSI7, on the other hand, is a logic circuit whose operation conditions are already known and uses a real thing. Operation results of the gate, etc., are set to the input terminal of the LSI7 through an interface part 8 and the state of variation in the output of the LSI7 is read to simulate the operation of the gate, etc. again. Thus, the software simulation is performed as to the gates, etc., from the output to the input of the LSI7 for every step in a general way, so the man power and computation time necessary for the simulation are reduced and shortened greatly.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Testing system of for package
Saga Koji
- 18 May 1993
TL;DR: In this paper, the authors present a test pattern editing for an IC package where a logic circuit model of a chip of the own company mounted in an IC packages and a chip on the market are made to exist mixedly, executes simulation for the simulation model by using the input pattern and determines an output value at an output terminal and a state value at the input/output pin of each chip.
Patent
Work station simulator
Ichikawa Tomooki,Nakajima Katsuhiko,Yamada Akihiro,Nakajima Toshio +3 more
- 04 Oct 1988
TL;DR: In this article, a logic processing data memory means which successively stores logic operation processing processes in a memory and operating mounted boards on the basis of logic data is presented. But it is not shown how to use the data memory for verification at the mounted board level.
Patent
Method for simulating ic circuit
Ichikawa Tomooki
- 27 Mar 1989
TL;DR: In this article, the working of a 2nd mounted device was modeled as that similar to a case where an IC of an actual speed is incorporated, by using the IC output obtained from the working a 1st mounted device at working of the second mounted device, and the data was transferred to a work station 31 after a signal was accelerated up to a speed that can be processed at the station 31.
Related Papers (5)
Shimizu Toshihiko,Abe Kaoru,Nakano Shinichi +2 more
- 23 Oct 1998
Miki Yoshio,Kawashita Tatsuya +1 more
- 19 Apr 2002
Maeda Takeshi,Kamae Shoichi,Satoru Uchida +2 more
- 07 Feb 1997
Naoki Kato,Kazuo Yano,Hidetoshi Chikata,Shunzo Yamashita +3 more
- 20 Aug 2001