Open AccessBook
JOP: A Java Optimized Processor for Embedded Real-Time Systems
Martin Schoeberl
- 30 Jun 2008
TL;DR: This thesis presents a Java processor designed for time-pre dictable execution of real-time tasks and introduces a processor architectur in which simpler and more accurate WCET analysis is more important than average case p erformance.
read more
Abstract: Compared to software development for desktop systems, curr ent software design practice for embedded systems is still archaic. C/C++ and ev en assembler are used on top of a small real-time operating system. Many of the benefit s of Java, such as safe object references, the notion of concurrency as a first-clas s language construct, and its portability, have the potential to make embedded system much safer and simpler to program. However, Java technology is seldom used in embed ded systems, due to the lack of acceptable real-time performance. This thesis presents a Java processor designed for time-pre dictable execution of real-time tasks. JOP (Java Optimized Processor) is the impl e entation of the Java virtual machine in hardware. JOP is intended for applicatio ns in embedded real-time systems and the primary implementation technology is in a fie ld programmable gate array. This research demonstrates that a hardware implemen tation of the Java virtual machine results in a small design for resource-constrained devices. Architectural advancements in modern processor designs in crease average performance with features such as pipelines, caches and branch pre diction. However, these features complicate worst-case execution time (WCET) anal ysis and lead to very conservative WCET estimates. This thesis tackles this prob lem from the architectural perspective – by introducing a processor architectur in which simpler and more accurate WCET analysis is more important than average case p erformance. This thesis evaluates the issues surrounding the use of stan dard Java for real-time applications. In order to overcome some of the issues with st andard Java, a profile for real-time Java is defined. Tight integration of the realtime scheduler with the supporting processor result in an efficient platform for Jav a in embedded real-time systems. The proposed processor and the Java real-time profile have be en us d with success to implement several commercial real-time applications.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Knowledge Discovery from Data Streams.
João Gama,Pedro Pereira Rodrigues,Eduardo J. Spinosa,André C. P. L. F. de Carvalho +3 more
- 01 Jan 2010
TL;DR: 5 papers from the accepted papers of the Fourth International Workshop on Knowledge Discovery from Data Streams that goes from recommendation algorithms, Clustering, Drifting Concepts and Frequent pattern mining are selected, the common concept in all the papers is that learning occurs while data continuously flows.
798
A Java processor architecture for embedded real-time systems
TL;DR: It is demonstrated that a hardware implementation of the Java virtual machine results in a small design for resource-constrained devices.
250
FlexPRET: A processor platform for mixed-criticality systems
Michael Zimmer,David Broman,Chris Shaver,Edward A. Lee +3 more
- 15 Apr 2014
TL;DR: FlexPRET is presented, a processor designed specifically for mixed-criticality systems by allowing each task to make a trade-off between hardware-based isolation and efficient processor utilization.
A real-time Java chip-multiprocessor
Christof Pitter,Martin Schoeberl +1 more
TL;DR: In this article, three different arbitration policies are presented, evaluated, and compared with respect to their real-time and average-case performance: a fixed priority, a fair-based, and a time-sliced arbiter.
A Time-Triggered Network-on-Chip
Martin Schoeberl
- 12 Nov 2007
TL;DR: The proposed TT-NoC is implemented in a low-cost FPGA with simple design of the network and the network interlace easiest certification of the proposed NoC for safety critical applications.
63
References
•Book
Computer Architecture: A Quantitative Approach
John L. Hennessy,David A. Patterson +1 more
- 01 Dec 1989
TL;DR: This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important trends facing computer designers today.
12.6K
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
C. L. Liu,James W. Layland +1 more
TL;DR: The problem of multiprogram scheduling on a single processor is studied from the viewpoint of the characteristics peculiar to the program functions that need guaranteed service and it is shown that an optimum fixed priority scheduler possesses an upper bound to processor utilization.
•Book
The Java Virtual Machine Specification
Tim Lindholm,Frank Yellin +1 more
- 19 Sep 1996
TL;DR: In this article, the authors present a detailed overview of the Java Virtual Machine, including the internal structure of the class file format, the internal form of Fully Qualified Class and Interface names, and the implementation of new class instances.
Priority inheritance protocols: an approach to real-time synchronization
TL;DR: An investigation is conducted of two protocols belonging to the priority inheritance protocols class; the two are called the basic priority inheritance protocol and the priority ceiling protocol, both of which solve the uncontrolled priority inversion problem.
2.5K
Misconceptions about real-time computing: a serious problem for next-generation systems
TL;DR: The author defines real-time computing and states and dispels the most common misconceptions about it and discusses the fundamental technical issues of real- time computing.
1K