Intervals in software execution cost analysis
Fabian Wolf,Rolf Ernst +1 more
- 20 Sep 2000
- pp 130-135
TL;DR: This paper presents an approach to analysis of process behavior using intervals, which improves previous work by exploiting program segments with single paths and by taking the execution context into account.
read more
Abstract: The timing and power consumption of embedded systems are state- and input data-dependent. A formal analysis of such dependencies leads to intervals rather than single values. These intervals depend on the program properties, execution paths and states of processes, as well as on the target architecture. This paper presents an approach to the analysis of process behaviour using intervals. It improves on previous work by exploiting program segments with single paths and by taking the execution context into account. The example of an ATM cell handler demonstrates significant improvements in analysis precision.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Compositional Scheduling Analysis Using Standard Event Models
Kai Richter
- 22 Dec 2004
TL;DR: Eingebettete Echtzeitsysteme mussen eine Vielzahl von Zeit- und Performanzanforderungen erfullen, z.B. maximale Reaktionszeiten oder vorgegebene Kommunikationsbandbreiten, ohne auf die globale Schedulinganalyse verzichten zu mussen.
111
Event Model Interfaces for Heterogeneous System Analysis
Kai Richter,Rolf Ernst +1 more
- 04 Mar 2002
TL;DR: This paper presents a technique to couple the analysis of local scheduling strategies via an event interface model and derives transformation rules between the most important event models and provides proofs where necessary.
Pareto-optimization-based run-time task scheduling for embedded systems
Peng Yang,Francky Catthoor +1 more
- 01 Oct 2003
TL;DR: This work has modeled the problem as the well known Multiple Choice Knapsack Problem and developed a fast greedy heuristic for the run-time task scheduling, which is well suitable to be used as an online algorithm.
Modelling of input-parameter dependency for performance predictions of component-based embedded systems
Egor Bondarev,Michel R. V. Chaudron,J. Muskens +2 more
- 30 Aug 2005
TL;DR: An existing scenario simulation approach is extended that features the modelling of input parameter dependencies and simulating the execution of the models, which enables specification of the dependencies in the component models, as well as initialisation of the parameters in the application scenario model.
Worst Case Execution Time Estimation for Advanced Processor Architectures
Stefan M. Petters
- 01 Jan 2002
TL;DR: A measurement based approach to estimate the worst case execution time on a fully featured processor, suitable for processors equipped with advanced acceleration techniques, and an existing extreme value statistic approach is extended, to handle combinations of measurements.
40
References
•Book
Compilers: Principles, Techniques, and Tools
Alfred V. Aho,Ravi Sethi,Jeffrey D. Ullman +2 more
- 01 Jan 1986
TL;DR: This book discusses the design of a Code Generator, the role of the Lexical Analyzer, and other topics related to code generation and optimization.
9.7K
A 160 MHz 32 b 0.5 W CMOS RISC microprocessor
J. Montanaro,R. Witek,K. Anne,A.J. Black,Elizabeth M. Cooper,Daniel W. Dobberpuhl,P. Donahue,J. Eno,A. Farell,G. Hoeppner,D. Kruckemyer,Thomas H. Lee,P. Lin,L. Madden,Daniel C. Murray,M. Pearce,S. Santhanam,K. Snyder,R. Stephany,S.C. Thierauf +19 more
- 08 Feb 1996
TL;DR: This custom VLSI implementation of a microprocessor architecture delivers 184 Drystone/MIPS at 162 MHz dissipating 0.5 W using an 1.5 V internal supply and Clock generation uses an on-chip PLL with 3.68 MHz input clock to minimize high frequency clock signals on the board.
733
A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor
James Montanaro,Richard T. Witek,Krishna Anne,Andrew J. Black,Elizabeth M. Cooper,Daniel W. Dobberpuhl,Paul M. Donahue,Jim Eno,Gregory W. Hoeppner,David A. Kruckemyer,Thomas H. Lee,Peter C. M. Lin,Liam Madden,Daniel C. Murray,Mark H. Pearce,Sribalan Santhanam,Kathryn J. Snyder,Ray Stephany,Stephen C. Thierauf +18 more
TL;DR: A 160 MHz 500 mW 32 b StrongARM(R) microprocessor designed for low-power, low-cost applications that implements the ARM(R) V4 instruction set and is bus compatible with earlier implementations is described.
435
Embedded program timing analysis based on path clustering and architecture classification
Rolf Ernst,W. Ye +1 more
- 13 Nov 1997
TL;DR: An approach which combines simulation and formal techniques in a safe way to improve analysis precision and tighten the timing bounds is presented, which shows an unprecedented analysis precision allowing us to reduce performance overhead for provably correct system or interface timing.
174
On Predicting Data Cache Behavior for Real-Time Systems
Christian Ferdinand,Reinhard Wilhelm +1 more
- 01 Jun 1998
TL;DR: In this paper, the authors examine how data dependence analysis and program restructuring methods to increase data locality can be used to determine worst case bounds on cache misses and present a persistence analysis on sets of possibly referenced memory locations (e.g., arrays).
135
Related Papers (5)
Yau-Tsun Steven Li,Sharad Malik +1 more
- 01 Jan 1995
John L. Hennessy,David A. Patterson +1 more
- 01 Dec 1989
Paolo Giusto,Grant Martin,Ed Harcourt +2 more
- 13 Mar 2001